Reversible Circuit Synthesis using Evolutionary Algorithm

被引:0
作者
Datta, Kamalika [1 ]
Sengupta, Indranil [2 ]
Rahaman, Hafizur [1 ]
机构
[1] Bengal Engn & Sci Univ, Dept Informat Technol, Sibpur 711103, Howrah, India
[2] Indian Inst Technol, Dept Comp Sci Engn, Kharagpur 721302, W Bengal, India
来源
2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC) | 2012年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the prospect of availability of quantum computers in not-so-distant future, research on the synthesis and testing of reversible logic circuits have gained momentum in recent years. There are many existing works for the synthesis of reversible logic circuits, some of them being exact while some others approximate and based on some heuristics. Many of these methods work for reasonably smaller circuits, but fail with the increase in the number of inputs, either in terms of large memory and computation time requirements, or in terms of failure in arriving at the solution. In this paper, we have proposed a synthesis approach that uses Genetic Algorithm (GA) for searching the solution space, and is based on a gate library consisting of NOT, CNOT and generalized Toffoli gates. This method gives good solutions to circuits with up to 5 or 6 inputs very fast. A divide-and-conquer approach is also proposed towards the end of the paper as a future work using which larger circuits can be handled.
引用
收藏
页数:4
相关论文
共 50 条
[1]   A Variable-Length Chromosome Evolutionary Algorithm for Reversible Circuit Synthesis [J].
Wang, Xiaoxiao ;
Jiao, Licheng ;
Li, Yangyang ;
Qi, Yutao ;
Wu, Jianshe .
JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2015, 25 (06) :643-671
[2]   Reversible Logic Circuit Synthesis and Optimization using Adaptive Genetic Algorithm [J].
Sasamal, Trailokya Nath ;
Singh, Ashutosh Kumar ;
Mohan, Anand .
PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS, 2015, 70 :407-413
[3]   A Novel Classifying Algorithm for Reversible Circuit Synthesis [J].
Zeng, Guo-Jyun ;
Chiang, Hsiu-Hsin ;
Kuo, Shu-Yu ;
Chou, Yao-Hsin .
2015 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC 2015): BIG DATA ANALYTICS FOR HUMAN-CENTRIC SYSTEMS, 2015, :62-67
[4]   Reversible Logic Circuit Synthesis using Genetic Algorithm and Particle Swarm Optimization [J].
Manna, Papiya ;
Kole, Dipak K. ;
Rahaman, Hafizur ;
Das, Debesh K. ;
Bhattacharya, Bhargab B. .
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, :246-250
[5]   A Novel Efficient Optimal Reversible Circuit Synthesis Algorithm [J].
Yang, Yu-Shan ;
Chen, Han-Kuan ;
Kuo, Shu-Yu ;
Zeng, Guo-Jyun ;
Chou, Yao-Hsin .
2015 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC 2015): BIG DATA ANALYTICS FOR HUMAN-CENTRIC SYSTEMS, 2015, :68-73
[6]   An Algorithm for Reversible Logic Circuit Synthesis Based on Tensor Decomposition [J].
Lee, Hochang ;
Jeong, Kyung Chul ;
Han, Daewan ;
Kim, Panjin .
ACM TRANSACTIONS ON QUANTUM COMPUTING, 2024, 5 (03)
[7]   Genetic Algorithm Based Synthesis of Ternary Reversible/Quantum Circuit [J].
Khanom, Rashida ;
Kamal, Tahseen ;
Khan, Mozammel H. A. .
2008 11TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY: ICCIT 2008, VOLS 1 AND 2, 2008, :665-+
[8]   Automatic Synthesis of Reversible Logic Circuit Based on Genetic Algorithm [J].
Zhang, Mingming ;
Zhao, Shuguang ;
Wang, Xu .
2009 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND INTELLIGENT SYSTEMS, PROCEEDINGS, VOL 3, 2009, :542-546
[9]   Digital circuit design using improved evolutionary algorithm [J].
Liu, Hanmin ;
Wu, Qinghua ;
Yan, Xuesong .
Energy Education Science and Technology Part A: Energy Science and Research, 2012, 30 (SUPPL.2) :187-194
[10]   Evolutionary Synthesis of Cube Root Computational Circuit Using Graph Hybrid Estimation of Distribution Algorithm [J].
Slezak, Josef ;
Petrzela, Jiri .
RADIOENGINEERING, 2014, 23 (01) :549-558