Time in Cyber-Physical Systems

被引:3
作者
Shrivastava, Aviral [1 ]
Derler, Patricia [2 ]
Li Baboud, Ya-Shian
Stanton, Kevin [3 ]
Khayatian, Mohammad [1 ]
Andrade, Hugo A. [2 ]
Weiss, Marc [4 ]
Eidson, John [5 ]
Chandhoke, Sundeep [2 ]
机构
[1] Arizona State Univ, Tempe, AZ 85287 USA
[2] Natl Instruments, Austin, TX USA
[3] Intel Corp, Santa Clara, CA 95051 USA
[4] Natl Inst Stand & Technol, Gaithersburg, MD 20899 USA
[5] Univ Calif Berkeley, Berkeley, CA 94720 USA
来源
2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS) | 2016年
关键词
D O I
10.1145/2968456.2974012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many modern cyber-physical systems (CPS), especially industrial automation systems, require the actions of multiple computational systems to be performed at much higher rates and more tightly synchronized than is possible with ad hoc designs. Time is the common entity that computing and physical systems in CPS share, and correct interfacing of that is essential to flawless functionality of a CPS. Fundamental research is needed on ways to synchronize clocks of computing systems to a high degree, and on design methods that enable building blocks of CPS to perform actions at specified times. To realize the potential of CPS in the coming decades, suitable ways to specify distributed CPS applications are needed, including their timing requirements, ways to specify the timing of the CPS components (e.g. sensors, actuators, computing platform), timing analysis to determine if the application design is possible using the components, confident top-down design methodologies that can ensure that the system meets its timing requirements, and ways and methodologies to test and verify that the system meets the timing requirements. Furthermore, strategies for securing timing need to be carefully considered at every CPS design stage and not simply added on. This paper exposes these challenges of CPS development, points out limitations of previous approaches, and provides some research directions towards solving these challenges.
引用
收藏
页数:10
相关论文
共 35 条
[1]  
Altisen K, 2005, LECT NOTES COMPUT SC, V3829, P273
[2]  
Amelot Julien, 2012, 44 ANN PTTI M
[3]  
Andrade Hugo A., 2015, 2015 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P1, DOI 10.1109/ReConFig.2015.7393352
[4]  
[Anonymous], P 20 IEEE REAL TIM E
[5]  
Bai K., 2013, Proc. of CODES+ISSS, P1
[6]  
Collaboration C., 2010, J INSTRUM, V5
[7]  
Derler Patricia, 2013, Proceedings of the 2013 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication (ISPCS), P41, DOI 10.1109/ISPCS.2013.6644761
[8]   The case for the precision timed (PRET) machine [J].
Edwards, Stephen A. ;
Lee, Edward A. .
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, :264-+
[9]  
Eidson J., 2006, MEASUREMENT CONTROL
[10]  
Eidson JC, 2015, I S PRECIS CLOCK SYN, P19, DOI 10.1109/ISPCS.2015.7324674