Mixed-signal fault equivalence: search and evaluation

被引：3

作者：

Guerreiro, Nuno ^{[1
]}

Santos, Marcelino ^{[1
]}

机构：

[1] TUL, IST, INESC ID, Lisbon, Portugal

来源：

2011 20TH ASIAN TEST SYMPOSIUM (ATS) | 2011年

关键词：

test; fault model; fault equivalence; analog; mixed-signal;

D O I：

10.1109/ATS.2011.19

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The aim of this paper is to reduce the fault simulation effort required for the evaluation of test effectiveness in mixed-signal circuits. Exhaustive simulation of basic analog and mixed-signal structures in the presence of individual faults is used to identify potentially equivalent faults. Fault equivalence is finally evaluated based on the simulation of all faults in a case study - a DCDC (switched buck converter). The number of transistor stuck-on and stuck-off faults that need to be simulated is reduced to 31% in the structures already processed by the proposed methodology. This approach is a significant contribution to make mixed-signal fault simulation possible as part of the production test preparation.

引用

页码：377 / 382

页数：6

共 50 条

[41] An Arbitrary Stressed NBTI Compact Model for Analog/Mixed-Signal Reliability Simulations [J].

Wan, Jinbo ;

Kerkhoff, Hans G. .

PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, :31-37

[42] Low Power Mixed-Signal Binarized CNN Processor [J].

Chan, Chi Hong ;

Lei, Yuan ;

Luo, Peng ;

Lin, Sheng ;

Huo, Xiao ;

Li, Yiu Kei ;

Ieong, Mei Kei .

2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,

[43] Hierarchical Analog/Mixed-Signal Circuit Optimization Under Process Variations and Tuning [J].

Yu, Guo ;

Li, Peng .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (02) :313-317

[44] Crosstalk and EMI in Mixed-Signal/Microwave Multi-Layer PC Boards [J].

Rider, Todd ;

Kuhn, William B. ;

Wolf, Ambrose .

2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), 2017, :26-31

[45] DESIGN-FOR-TESTABILITY AUTOMATION OF MIXED-SIGNAL INTEGRATED CIRCUITS [J].

Mosin, Sergey .

2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, :244-249

[46] An object oriented model for synthesis and mapping of mixed-signal systems [J].

Kanakis, I ;

Waldschmidt, K .

PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, :215-220

[47] Automated Testing of Mixed-Signal Integrated Circuits by Topology Modification [J].

Coyette, Anthony ;

Esen, Baris ;

Vanhooren, Ronny ;

Dobbelaere, Wim ;

Gielen, Georges .

2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,

[48] A compensability RF CMOS mixed-signal interface for implantable system [J].

Hongge Li .

Analog Integrated Circuits and Signal Processing, 2009, 61 :301-307

[49] A compensability RF CMOS mixed-signal interface for implantable system [J].

Li, Hongge .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 61 (03) :301-307

[50] Analog Stimulus Generator for ADC Testing in Mixed-signal SOC [J].

Yin Shirong .

2012 INTERNATIONAL CONFERENCE ON APPLIED INFORMATICS AND COMMUNICATION (ICAIC 2012), 2013, :256-260

← 1 2 3 4 5 →