Mixed-signal fault equivalence: search and evaluation

被引：3

作者：

Guerreiro, Nuno ^{[1
]}

Santos, Marcelino ^{[1
]}

机构：

[1] TUL, IST, INESC ID, Lisbon, Portugal

来源：

2011 20TH ASIAN TEST SYMPOSIUM (ATS) | 2011年

关键词：

test; fault model; fault equivalence; analog; mixed-signal;

D O I：

10.1109/ATS.2011.19

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The aim of this paper is to reduce the fault simulation effort required for the evaluation of test effectiveness in mixed-signal circuits. Exhaustive simulation of basic analog and mixed-signal structures in the presence of individual faults is used to identify potentially equivalent faults. Fault equivalence is finally evaluated based on the simulation of all faults in a case study - a DCDC (switched buck converter). The number of transistor stuck-on and stuck-off faults that need to be simulated is reduced to 31% in the structures already processed by the proposed methodology. This approach is a significant contribution to make mixed-signal fault simulation possible as part of the production test preparation.

引用

页码：377 / 382

页数：6

共 50 条

[21] Paragon - A mixed-signal behavioral modeling environment [J].

Chaudhary, V ;

Francis, M ;

Huang, XL ;

Mantooth, HA .

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, :1315-1321

[22] Analog, digital and mixed-signal design flows [J].

Bakeer, Hany G. ;

Shaheen, Omar ;

Eissal, Haitham M. ;

Dessouky, Mohamed .

IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, :247-252

[23] A Mixed-Signal Integrator-Differentiator-TIA [J].

Wiens, David-Peter ;

Sporer, Markus ;

Driemeyer, Bjoern ;

Ortmanns, Maurits .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) :1057-1061

[24] The mixed-signal design of PLL with CMOS technology [J].

Zheng, Sijie ;

He, Lili .

2007 INTERNATIONAL SYMPOSIUM ON SIGNALS, SYSTEMS AND ELECTRONICS, VOLS 1 AND 2, 2007, :348-351

[25] Mixed-signal on-chip timing measurements [J].

Soma, M .

INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) :151-165

[26] A Distributed Error and Anomaly Communication Architecture for Analog and Mixed-Signal Systems [J].

Rahul Kundu ;

Fei Su ;

Prashant Goteti .

Journal of Electronic Testing, 2019, 35 :317-334

[27] Simulating NBTI Degradation in Arbitrary Stressed Analog/ Mixed-Signal Environments [J].

Wan, Jinbo ;

Kerkhoff, Hans G. ;

Bisschop, Jaap .

IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2016, 15 (02) :137-148

[28] Automation in mixed-signal design: Challenges and solutions in the wake of the nano era [J].

McConaghy, Trent ;

Gielen, Georges .

IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, :629-+

[29] Flicker-noise impact on scaling of mixed-signal CMOS with HfSiON [J].

Yasuda, Yuri ;

Liu, Tsu-Jae King ;

Hu, Chenming .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) :417-422

[30] Transient response testing of analogue components in mixed-signal systems: a review [J].

Taylor, D .

IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (05) :314-318

← 1 2 3 4 5 →