Mixed-signal fault equivalence: search and evaluation

被引:3
|
作者
Guerreiro, Nuno [1 ]
Santos, Marcelino [1 ]
机构
[1] TUL, IST, INESC ID, Lisbon, Portugal
来源
2011 20TH ASIAN TEST SYMPOSIUM (ATS) | 2011年
关键词
test; fault model; fault equivalence; analog; mixed-signal;
D O I
10.1109/ATS.2011.19
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The aim of this paper is to reduce the fault simulation effort required for the evaluation of test effectiveness in mixed-signal circuits. Exhaustive simulation of basic analog and mixed-signal structures in the presence of individual faults is used to identify potentially equivalent faults. Fault equivalence is finally evaluated based on the simulation of all faults in a case study - a DCDC (switched buck converter). The number of transistor stuck-on and stuck-off faults that need to be simulated is reduced to 31% in the structures already processed by the proposed methodology. This approach is a significant contribution to make mixed-signal fault simulation possible as part of the production test preparation.
引用
收藏
页码:377 / 382
页数:6
相关论文
共 50 条
  • [1] A Framework for Automated Feature Based Mixed-Signal Equivalence Checking
    Ain, Antara
    Sanyal, Sayandeep
    Dasgupta, Pallab
    VLSI DESIGN AND TEST, 2017, 711 : 779 - 791
  • [2] A unified approach for fault simulation of linear mixed-signal circuits
    Balivada, A
    Zheng, H
    Nagi, N
    Chatterjee, A
    Abraham, JA
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 29 - 41
  • [3] Evaluation of Harmonic Cancellation Techniques for Sinusoidal Signal Generation in Mixed-Signal BIST
    Malloug, Hani
    Barragan, Manuel J.
    Mir, Salvador
    PROCEEDINGS OF THE 2015 IEEE 20TH INTERNATIONAL MIXED-SIGNAL TESTING WORKSHOP (IMSTW), 2015,
  • [4] Mixed-Signal Design Using Digital CAD
    Unnikrishnan, Vishnu
    Vesterbacka, Mark
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 6 - 11
  • [5] Voltage Glitch Attacks on Mixed-Signal Systems
    Beringuier-Boher, Noemie
    Hely, David
    Beroulle, Vincent
    Gomina, Kamil
    Rigaud, Jean-Baptiste
    Tria, Assia
    Damiens, Joel
    Gendrier, Philippe
    Candelier, Philippe
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 379 - 386
  • [6] Substrate noise coupling: a pain for mixed-signal systems
    Wambacq, P
    Van der Plas, G
    Donnay, S
    Badaroglu, M
    Soens, C
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1 - 14
  • [7] Evaluation of a Mixed-Signal Design Diversity System under Radiation Effects
    Gonzalez, Carlos J.
    Chenet, Cristiano P.
    Budelon, Matheus
    Vaz, Rafael Galhardo
    Goncalez, Odair
    Balen, Tiago R.
    2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [8] Fault detection in CMOS/SOI mixed-signal circuits using the quiescent current test
    De Venuto, D
    Kayal, M
    Ohletz, MJ
    MICROELECTRONICS JOURNAL, 2002, 33 (5-6): : 387 - 397
  • [9] Analog and mixed-signal extensions to VHDL
    Vachoux, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 16 (02) : 185 - 200
  • [10] Analog and Mixed-Signal Extensions to VHDL
    Alain Vachoux
    Analog Integrated Circuits and Signal Processing, 1998, 16 : 185 - 200