Mixed-signal fault equivalence: search and evaluation

被引：3

作者：

Guerreiro, Nuno ^{[1
]}

Santos, Marcelino ^{[1
]}

机构：

[1] TUL, IST, INESC ID, Lisbon, Portugal

来源：

2011 20TH ASIAN TEST SYMPOSIUM (ATS) | 2011年

关键词：

test; fault model; fault equivalence; analog; mixed-signal;

D O I：

10.1109/ATS.2011.19

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The aim of this paper is to reduce the fault simulation effort required for the evaluation of test effectiveness in mixed-signal circuits. Exhaustive simulation of basic analog and mixed-signal structures in the presence of individual faults is used to identify potentially equivalent faults. Fault equivalence is finally evaluated based on the simulation of all faults in a case study - a DCDC (switched buck converter). The number of transistor stuck-on and stuck-off faults that need to be simulated is reduced to 31% in the structures already processed by the proposed methodology. This approach is a significant contribution to make mixed-signal fault simulation possible as part of the production test preparation.

引用

页码：377 / 382

页数：6

共 9 条

[1]

Bounceur A, 2006, IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, P320

[2] Estimation of test metrics for the optimisation of analogue circuit testing [J].

Bounceur, Ahcène ;

Mir, Salvador ;

Simeu, Emmanuel ;

Rolíndez, Luis .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (06) :471-484

[3]

Bushnell MichaelL., 2002, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits

[4]

Golonek T, 2010, INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, P397

[5]

Madian A. H., 2010, 2010 Proceedings of 12th Biennial Baltic Electronics Conference (BEC 2010), P145, DOI 10.1109/BEC.2010.5631512

[6]

Parky J., 2009, MIX SIGN SENS SYST T, P1

[7] Parametric Fault Diagnosis of Nonlinear Analog Circuits using Polynomial Coefficients [J].

Sindia, Suraj ;

Singh, Virendra ;

Agrawal, Vishwani D. .

23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, :288-+

[8] Generation and verification of tests for analogue circuits subject to process parameter deviations [J].

Spinks, SJ ;

Chalk, CD ;

Bell, IM ;

Zwolinski, M .

1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1997, :100-108

[9]

Wilson Ron, 2010, EDN 0107

← 1 →