Memory-Efficient High-Speed Convolution-based Generic Structure for Multilevel 2-D DWT

被引:50
|
作者
Mohanty, Basant Kumar [1 ]
Meher, Pramod Kumar [2 ]
机构
[1] Jaypee Univ Engn & Technol, Dept Elect & Commun Engn, Guna 473226, Madhya Pradesh, India
[2] Inst Infocomm Res, Singapore 138632, Singapore
关键词
2-D discrete wavelet transform (DWT); DWT; lifting; systolic array; very large scale integration (VLSI); DISCRETE WAVELET TRANSFORM; VLSI ARCHITECTURE; LIFTING SCHEME; IMPLEMENTATION; ALGORITHM; DESIGN;
D O I
10.1109/TCSVT.2012.2203745
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have proposed a design strategy for the derivation of memory-efficient architecture for multilevel 2-D DWT. Using the proposed design scheme, we have derived a convolution-based generic architecture for the computation of three-level 2-D DWT based on Daubechies (Daub) as well as biorthogonal filters. The proposed structure does not involve frame-buffer. It involves line-buffers of size 3(K - 2) M/4 which is independent of throughput-rate, where K is the order of Daubechies/biorthogonal wavelet filter and M is the image height. This is a major advantage when the structure is implemented for higher throughput. The structure has regular data-flow, small cycle period T-M and 100% hardware utilization efficiency. As per theoretical estimate, for image size 512 x 512, the proposed structure for Daub-4 filter requires 152 more multipliers and 114 more adders, but involves 82 412 less memory words and takes 10.5 times less time to compute three-level 2-D DWT than the best of the existing convolution-based folded structures. Similarly, compared with the best of the existing lifting-based folded structures, proposed structure for 9/7-filter involves 93 more multipliers and 166 more adders, but uses 85 317 less memory words and requires 2.625 times less computation time for the same image size. It involves 90 (nearly 47.6%) more multipliers and 118 (nearly 40.1%) more adders, but requires 2723 less memory words than the recently proposed parallel structure and performs the computation in nearly half the time of the other. In-spite of having more arithmetic components than the lifting-based structures, the proposed structure offers significant saving of area and power over the other due to substantial reduction in memory size and smaller clock-period. ASIC synthesis result shows that, the proposed structure for Daub-4 involves 1.7 times less area-delay-product (ADP) and consumes 1.21 times less energy per image (EPI) than the corresponding best available convolution-based structure. It involves 2.6 times less ADP and consumes 1.48 times less EPI than the parallel lifting-based structure.(1)
引用
收藏
页码:258 / 268
页数:11
相关论文
共 43 条
  • [21] A High-Speed 2-D IDCT Processor for Image/Video Decoding
    Chen, Zhang-jin
    Zhang, Zhi-gao
    PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3494 - +
  • [22] An Efficient High-Speed Lifting Based 1D/2D-DWT VLSI Architecture Using CDF-5/3 Wavelet Transform For Image Processing Applications
    Sushmitha, M.
    Chetan, S.
    Sarkar, Sayantam
    2020 5TH IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY (RTEICT-2020), 2020, : 269 - 274
  • [23] An Internal Folded Hardware-Efficient Architecture for Lifting-Based Multi-Level 2-D 9/7 DWT
    Zhang, Wei
    Wu, Changkun
    Zhang, Pan
    Liu, Yanyan
    APPLIED SCIENCES-BASEL, 2019, 9 (21):
  • [24] Energy- and Area-Efficient Parameterized Lifting-Based 2-D DWT Architecture on FPGA
    Hu, Yusong
    Prasanna, Viktor K.
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [25] An Area-Efficient VLSI Architecture for High-Throughput Computation of the 2-D DWT
    Dai, Yuzhou
    Zhang, Wei
    Shi, Lin
    Li, Qitao
    Wu, Zhuolun
    Liu, Yanyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025,
  • [26] High-Performance 1-D and 2-D Inverse DWT 5/3 Filter Architectures for Efficient Hardware Implementation
    Savic, Goran
    Prokin, Milan
    Rajovic, Vladimir
    Prokin, Dragana
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (09) : 3674 - 3701
  • [27] Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme
    Peng Cao
    Chao Wang
    Long X. Shi
    Journal of Signal Processing Systems, 2010, 61 : 219 - 230
  • [28] Comparative Analysis of Memory Efficient Hardware Architectures for Lifting Based and Non-Stationary Filter Based 5/3 2-D Inverse DWT
    Savic, Goran
    Ponjavic, Milan
    Prokin, Milan
    Rajovic, Vladimir
    Prokin, Dragana
    2019 8TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2019, : 188 - 191
  • [29] Memory-Efficient and High-Speed VLSI Implementation of Two-Dimensional Discrete Wavelet Transform Using Decomposed Lifting Scheme
    Cao, Peng
    Wang, Chao
    Shi, Long X.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 61 (02): : 219 - 230
  • [30] Novel Memory Efficient Hardware Architecture for 5/3 Lifting-Based 2D Inverse DWT
    Savic, Goran
    Rajovic, Vladimir
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (07)