Memory-Efficient High-Speed Convolution-based Generic Structure for Multilevel 2-D DWT

被引:50
|
作者
Mohanty, Basant Kumar [1 ]
Meher, Pramod Kumar [2 ]
机构
[1] Jaypee Univ Engn & Technol, Dept Elect & Commun Engn, Guna 473226, Madhya Pradesh, India
[2] Inst Infocomm Res, Singapore 138632, Singapore
关键词
2-D discrete wavelet transform (DWT); DWT; lifting; systolic array; very large scale integration (VLSI); DISCRETE WAVELET TRANSFORM; VLSI ARCHITECTURE; LIFTING SCHEME; IMPLEMENTATION; ALGORITHM; DESIGN;
D O I
10.1109/TCSVT.2012.2203745
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have proposed a design strategy for the derivation of memory-efficient architecture for multilevel 2-D DWT. Using the proposed design scheme, we have derived a convolution-based generic architecture for the computation of three-level 2-D DWT based on Daubechies (Daub) as well as biorthogonal filters. The proposed structure does not involve frame-buffer. It involves line-buffers of size 3(K - 2) M/4 which is independent of throughput-rate, where K is the order of Daubechies/biorthogonal wavelet filter and M is the image height. This is a major advantage when the structure is implemented for higher throughput. The structure has regular data-flow, small cycle period T-M and 100% hardware utilization efficiency. As per theoretical estimate, for image size 512 x 512, the proposed structure for Daub-4 filter requires 152 more multipliers and 114 more adders, but involves 82 412 less memory words and takes 10.5 times less time to compute three-level 2-D DWT than the best of the existing convolution-based folded structures. Similarly, compared with the best of the existing lifting-based folded structures, proposed structure for 9/7-filter involves 93 more multipliers and 166 more adders, but uses 85 317 less memory words and requires 2.625 times less computation time for the same image size. It involves 90 (nearly 47.6%) more multipliers and 118 (nearly 40.1%) more adders, but requires 2723 less memory words than the recently proposed parallel structure and performs the computation in nearly half the time of the other. In-spite of having more arithmetic components than the lifting-based structures, the proposed structure offers significant saving of area and power over the other due to substantial reduction in memory size and smaller clock-period. ASIC synthesis result shows that, the proposed structure for Daub-4 involves 1.7 times less area-delay-product (ADP) and consumes 1.21 times less energy per image (EPI) than the corresponding best available convolution-based structure. It involves 2.6 times less ADP and consumes 1.48 times less EPI than the parallel lifting-based structure.(1)
引用
收藏
页码:258 / 268
页数:11
相关论文
共 50 条
  • [1] High-speed and memory-efficient VLSI design of 2D DWT for JPEG2000
    Mei, K.
    Zheng, N.
    van de Wetering, H.
    ELECTRONICS LETTERS, 2006, 42 (16) : 907 - 908
  • [2] Memory-efficient and high-speed line-based architecture for 2-D discrete wavelet transform with lifting scheme
    Tze-Yun Sung
    PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS & SIGNAL PROCESSING, 2007, : 13 - +
  • [3] A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT
    Hu, Yusong
    Jong, Ching Chuen
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (20) : 4975 - 4987
  • [4] Memory-efficient and high-speed LDPC encoder
    Jung, Y.
    Jung, Y.
    Kim, J.
    ELECTRONICS LETTERS, 2010, 46 (14) : 1035 - U108
  • [5] Multiple-lifting scheme: Memory-efficient VLSI implementation for line-based 2-D DWT
    Cheng, CC
    Huang, CT
    Tseng, PC
    Pan, CH
    Chen, LG
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5190 - 5193
  • [7] High-speed 2-D convolution with a custom computing machine
    Peterson, JB
    Athanas, PM
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 12 (01): : 7 - 19
  • [8] Pipelined architecture for high-speed implementation of multilevel lifting 2-D DWT using 9/7 filters
    Mohanty, Basant K.
    Meher, Promod K.
    ISSCS 2007: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2007, : 137 - +
  • [9] High-Speed Systolic VLSI Architecture for 2-D Forward Lifting-Based DWT
    Bhanu, N. Usha
    Chilambuchelvan, A.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2014, 39 (08) : 6125 - 6135
  • [10] High-Speed Systolic VLSI Architecture for 2-D Forward Lifting-Based DWT
    N. Usha Bhanu
    A. Chilambuchelvan
    Arabian Journal for Science and Engineering, 2014, 39 : 6125 - 6135