All-To-All Broadcast in Hexagonal Torus Networks On-Chip

被引:3
作者
Touzene, Abderezak [1 ]
机构
[1] Sultan Qaboos Univ, Coll Sci, Dept Comp Sci, Muscat, Oman
关键词
Network-on-Chip (NoC); hexagonal mesh; Eisenstein-Jacobi networks; all-to-all broadcast; spanning trees; PERFORMANCE ANALYSIS; OPTIMIZATION; DESIGN; SYSTEM;
D O I
10.1109/TPDS.2014.2346200
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hexagonal torus networks are special family of Eisenstein-Jacobi (EJ) networks which have gained popularity as good candidates network On-Chip (NoC) for interconnecting Multiprocessor System-on-Chips (MPSoCs). They showed better topological properties compared to the 2D torus networks with the same number of nodes. All-to-all broadcast is a collective communication algorithm used frequently in some parallel applications. Recently, an off-chip all-to-all broadcast algorithm has been proposed for hexagonal torus networks assuming half-duplex links and all-ports communication. The proposed all-to-all broadcast algorithm does not achieve the minimum transmission time and requires 24 k extra buffers, where k is the network diameter. We first extend this work by proposing an efficient all-to-all broadcast on hexagonal torus networks under full-duplex links and all-ports communications assumptions which achieves the minimum transmission delay but requires 36 k extra buffers per router. In a second stage, we develop a new all-to-all broadcast more suitable for hexagonal torus network on-chip that achieves optimal transmission delay time without requiring any extra buffers per router. By reducing the amount of buffer space, the new all-to-all broadcast reduces the routers cost which is an important issue in NoCs architectures.
引用
收藏
页码:2410 / 2420
页数:11
相关论文
共 42 条
[1]   A single-chip, 1.6-billion, 16-b MAC/s multiprocessor DSP [J].
Ackland, B ;
Anesko, A ;
Brinthaupt, D ;
Daubert, SJ ;
Kalavade, A ;
Knobloch, J ;
Micca, E ;
Moturi, M ;
Nicol, CJ ;
O'Neill, JH ;
Othmer, J ;
Säckinger, E ;
Singh, KJ ;
Sweet, J ;
Terman, CJ ;
Williams, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) :412-424
[2]   Efficient Communication Algorithms in Hexagonal Mesh Interconnection Networks [J].
Albader, Bader ;
Bose, Bella ;
Flahive, Mary .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (01) :69-77
[3]  
[Anonymous], SOLVING PROBLEMS CON
[4]  
[Anonymous], NETWORK CHIPS TECHNO
[5]   Edge disjoint Hamiltonian cycles in k-ary n-cubes and hypercubes [J].
Bae, MM ;
Bose, B .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (10) :1271-1284
[6]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[7]   System-level power optimization: Techniques and tools [J].
Benini, L ;
De Micheli, G .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (02) :115-192
[8]  
BERMOND JC, 1985, P 3 INT C COMB MATH, P1
[9]   NoC synthesis flow for customized domain specific multiprocessor systems-on-chip [J].
Bertozzi, D ;
Jalabert, A ;
Murali, S ;
Tamhankar, R ;
Stergiou, S ;
Benini, L ;
De Micheli, G .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (02) :113-129
[10]  
Bertozzi D., 2012, DESIGNING NETWORK ON