Switching Protocol Synthesis for Temporal Logic Specifications

被引:0
|
作者
Liu, Jun [1 ]
Ozay, Necmiye [1 ]
Topcu, Ufuk [1 ]
Murray, Richard M. [1 ]
机构
[1] CALTECH, Pasadena, CA 91125 USA
来源
2012 AMERICAN CONTROL CONFERENCE (ACC) | 2012年
关键词
SYMBOLIC MODELS; SYSTEMS; ABSTRACTIONS; DISCRETE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We consider the problem of synthesizing a robust switching controller for nonlinear hybrid systems to guarantee that the trajectories of the system satisfy a high level specification expressed in linear temporal logic. Two different types of finite transition systems, namely under-approximations and over-approximations, that abstract the behavior of the underlying continuous dynamical system are defined. Using these finite abstractions, it is possible to leverage tools from logic and automata theory to synthesize discrete mode sequences or strategies. In particular, we show that the discrete synthesis problem for an under-approximation can be reformulated as a model checking problem and that for an over-approximation can be transformed into a two-player game, which can then be solved by using off-the-shelf tools. By construction, existence of a discrete switching strategy for the discrete synthesis problem guarantees the existence of a continuous switching protocol for the continuous synthesis problem, which can be implemented at the continuous level to ensure the correctness of the trajectories for the nonlinear hybrid system. Moreover, in the case of over-approximations, it is shown that one can easily accommodate specifications that require reacting to possibly adversarial external events within the same framework.
引用
收藏
页码:727 / 734
页数:8
相关论文
共 50 条
  • [41] Control Synthesis using Signal Temporal Logic Specifications with Integral and Derivative Predicates
    Buyukkocak, Ali Tevfik
    Aksaray, Derya
    Yazicioglu, Yasin
    2021 AMERICAN CONTROL CONFERENCE (ACC), 2021, : 4873 - 4878
  • [42] EXECUTABLE LOGIC SPECIFICATIONS FOR PROTOCOL SERVICE INTERFACES
    SIDHU, DP
    CRALL, CS
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1988, 14 (01) : 98 - 121
  • [43] Maximum Realizability for Linear Temporal Logic Specifications
    Dimitrova, Rayna
    Ghasemi, Mahsa
    Topcu, Ufuk
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS (ATVA 2018), 2018, 11138 : 458 - 475
  • [44] Active Learning of Signal Temporal Logic Specifications
    Linard, Alexis
    Tumova, Jana
    2020 IEEE 16TH INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING (CASE), 2020, : 779 - 785
  • [45] Evolutional tableau method for temporal logic specifications
    Tomoishi, M
    Yonezaki, N
    INTERNATIONAL SYMPOSIUM ON PRINCIPLES OF SOFTWARE EVOLUTION, PROCEEDINGS, 2000, : 176 - 183
  • [46] Receding Horizon Control for Temporal Logic Specifications
    Wongpiromsarn, Tichakorn
    Topcu, Ufuk
    Murray, Richard M.
    HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2010, : 101 - 110
  • [47] Risk of Stochastic Systems for Temporal Logic Specifications
    Lindemann, Lars
    Jiang, Lejun
    Matni, Nikolai
    Pappas, George J.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (03)
  • [48] Algorithmic verification of linear temporal logic specifications
    Kesten, Y
    Pnueli, A
    Raviv, L
    AUTOMATA, LANGUAGES AND PROGRAMMING, 1998, 1443 : 1 - 16
  • [49] Temporal linear logic specifications for concurrent processes
    Kanovich, M
    Ito, T
    12TH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, PROCEEDINGS, 1997, : 48 - 57
  • [50] USING THE TEMPORAL LOGIC RDL FOR DESIGN SPECIFICATIONS
    GABBAY, D
    HODKINSON, I
    HUNTER, A
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 491 : 64 - 78