Switching Protocol Synthesis for Temporal Logic Specifications

被引:0
|
作者
Liu, Jun [1 ]
Ozay, Necmiye [1 ]
Topcu, Ufuk [1 ]
Murray, Richard M. [1 ]
机构
[1] CALTECH, Pasadena, CA 91125 USA
来源
2012 AMERICAN CONTROL CONFERENCE (ACC) | 2012年
关键词
SYMBOLIC MODELS; SYSTEMS; ABSTRACTIONS; DISCRETE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We consider the problem of synthesizing a robust switching controller for nonlinear hybrid systems to guarantee that the trajectories of the system satisfy a high level specification expressed in linear temporal logic. Two different types of finite transition systems, namely under-approximations and over-approximations, that abstract the behavior of the underlying continuous dynamical system are defined. Using these finite abstractions, it is possible to leverage tools from logic and automata theory to synthesize discrete mode sequences or strategies. In particular, we show that the discrete synthesis problem for an under-approximation can be reformulated as a model checking problem and that for an over-approximation can be transformed into a two-player game, which can then be solved by using off-the-shelf tools. By construction, existence of a discrete switching strategy for the discrete synthesis problem guarantees the existence of a continuous switching protocol for the continuous synthesis problem, which can be implemented at the continuous level to ensure the correctness of the trajectories for the nonlinear hybrid system. Moreover, in the case of over-approximations, it is shown that one can easily accommodate specifications that require reacting to possibly adversarial external events within the same framework.
引用
收藏
页码:727 / 734
页数:8
相关论文
共 50 条
  • [31] Revising System Specifications in Temporal Logic
    Guerra, Paulo T.
    Wassermann, Renata
    JOURNAL OF LOGIC LANGUAGE AND INFORMATION, 2022, 31 (04) : 591 - 618
  • [32] Revising System Specifications in Temporal Logic
    Paulo T. Guerra
    Renata Wassermann
    Journal of Logic, Language and Information, 2022, 31 (4) : 591 - 618
  • [33] PROTOCOL VERIFICATION SYSTEM FOR SDL SPECIFICATIONS BASED ON ACYCLIC EXPANSION ALGORITHM AND TEMPORAL LOGIC
    SAITO, H
    HASEGAWA, T
    KAKUDA, Y
    IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1992, 2 : 511 - 526
  • [34] Refining Interval Temporal Logic specifications
    Cau, A
    Zedan, H
    TRANSFORMATION-BASED REACTIVE SYSTEMS DEVELOPMENT, 1997, 1231 : 79 - 94
  • [35] Execution of TILCO temporal logic specifications
    Bellini, P
    Giotti, A
    Nesi, P
    EIGHTH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS, PROCEEDINGS, 2002, : 78 - 87
  • [36] TEMPORAL LOGIC AND Z-SPECIFICATIONS
    DUKE, R
    SMITH, G
    AUSTRALIAN COMPUTER JOURNAL, 1989, 21 (02): : 62 - 66
  • [37] Divergent stutter bisimulation abstraction for controller synthesis with linear temporal logic specifications
    Mohajerani, Sahar
    Malik, Robi
    Wintenberg, Andrew
    Lafortune, Stephane
    Ozay, Necmiye
    AUTOMATICA, 2021, 130
  • [38] Online control synthesis for uncertain systems under signal temporal logic specifications
    Yu, Pian
    Gao, Yulong
    Jiang, Frank J.
    Johansson, Karl H.
    Dimarogonas, Dimos V.
    INTERNATIONAL JOURNAL OF ROBOTICS RESEARCH, 2024, 43 (06): : 765 - 790
  • [39] Zonotope-Based Symbolic Controller Synthesis for Linear Temporal Logic Specifications
    Ren, Wei
    Jungers, Raphael M.
    Dimarogonas, Dimos V.
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2024, 69 (11) : 7630 - 7645
  • [40] Reachability-based Control Synthesis under Signal Temporal Logic Specifications
    Ren, Wei
    Jungers, Raphael
    2022 AMERICAN CONTROL CONFERENCE, ACC, 2022, : 2078 - 2083