Switching Protocol Synthesis for Temporal Logic Specifications

被引:0
|
作者
Liu, Jun [1 ]
Ozay, Necmiye [1 ]
Topcu, Ufuk [1 ]
Murray, Richard M. [1 ]
机构
[1] CALTECH, Pasadena, CA 91125 USA
来源
2012 AMERICAN CONTROL CONFERENCE (ACC) | 2012年
关键词
SYMBOLIC MODELS; SYSTEMS; ABSTRACTIONS; DISCRETE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We consider the problem of synthesizing a robust switching controller for nonlinear hybrid systems to guarantee that the trajectories of the system satisfy a high level specification expressed in linear temporal logic. Two different types of finite transition systems, namely under-approximations and over-approximations, that abstract the behavior of the underlying continuous dynamical system are defined. Using these finite abstractions, it is possible to leverage tools from logic and automata theory to synthesize discrete mode sequences or strategies. In particular, we show that the discrete synthesis problem for an under-approximation can be reformulated as a model checking problem and that for an over-approximation can be transformed into a two-player game, which can then be solved by using off-the-shelf tools. By construction, existence of a discrete switching strategy for the discrete synthesis problem guarantees the existence of a continuous switching protocol for the continuous synthesis problem, which can be implemented at the continuous level to ensure the correctness of the trajectories for the nonlinear hybrid system. Moreover, in the case of over-approximations, it is shown that one can easily accommodate specifications that require reacting to possibly adversarial external events within the same framework.
引用
收藏
页码:727 / 734
页数:8
相关论文
共 50 条
  • [21] Reactive synthesis with maximum realizability of linear temporal logic specifications
    Rayna Dimitrova
    Mahsa Ghasemi
    Ufuk Topcu
    Acta Informatica, 2020, 57 : 107 - 135
  • [22] Verification of protocol specifications with separation logic
    Kiss, Tibor
    Craciun, Florin
    Pary, Bazil
    2015 IEEE 11TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING (ICCP), 2015, : 109 - 116
  • [23] Parallelizing Synthesis from Temporal Logic Specifications by Identifying Equicontrollable States
    Dathathri, Sumanth
    Filippidis, Ioannis
    Murray, Richard M.
    ROBOTICS RESEARCH, 2020, 10 : 827 - 842
  • [24] Controller synthesis for linear temporal logic and steady-state specifications
    Velasquez, Alvaro
    Alkhouri, Ismail
    Beckus, Andre
    Trivedi, Ashutosh
    Atia, George
    AUTONOMOUS AGENTS AND MULTI-AGENT SYSTEMS, 2024, 38 (01)
  • [25] Parameter synthesis for Piecewise Affine systems from temporal logic specifications
    Yordanov, Boyan
    Belta, Calin
    HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2008, 4981 : 542 - 555
  • [26] Decoupled Formal Synthesis for Almost Separable Systems with Temporal Logic Specifications
    Livingston, Scott C.
    Prabhakar, Pavithra
    DISTRIBUTED AUTONOMOUS ROBOTIC SYSTEMS, 2016, 112 : 371 - 385
  • [27] Energy Storage Controller Synthesis for Power Systems With Temporal Logic Specifications
    Xu, Zhe
    Julius, Agung
    Chow, Joe H.
    IEEE SYSTEMS JOURNAL, 2019, 13 (01): : 748 - 759
  • [28] Distributed Policy Synthesis of Multiagent Systems With Graph Temporal Logic Specifications
    Cubuktepe, Murat
    Xu, Zhe
    Topcu, Ufuk
    IEEE TRANSACTIONS ON CONTROL OF NETWORK SYSTEMS, 2021, 8 (04): : 1799 - 1810
  • [29] Automaton-Guided Control Synthesis for Signal Temporal Logic Specifications
    Ho, Qi Heng
    Ilyes, Roland B.
    Sunberg, Zachary N.
    Lahijanian, Morteza
    2022 IEEE 61ST CONFERENCE ON DECISION AND CONTROL (CDC), 2022, : 3243 - 3249
  • [30] Translating temporal logic to controller specifications
    Fainekos, Georgios E.
    LoiZou, Savvas G.
    Pappas, George J.
    PROCEEDINGS OF THE 45TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-14, 2006, : 903 - +