Switching Protocol Synthesis for Temporal Logic Specifications

被引:0
|
作者
Liu, Jun [1 ]
Ozay, Necmiye [1 ]
Topcu, Ufuk [1 ]
Murray, Richard M. [1 ]
机构
[1] CALTECH, Pasadena, CA 91125 USA
来源
2012 AMERICAN CONTROL CONFERENCE (ACC) | 2012年
关键词
SYMBOLIC MODELS; SYSTEMS; ABSTRACTIONS; DISCRETE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We consider the problem of synthesizing a robust switching controller for nonlinear hybrid systems to guarantee that the trajectories of the system satisfy a high level specification expressed in linear temporal logic. Two different types of finite transition systems, namely under-approximations and over-approximations, that abstract the behavior of the underlying continuous dynamical system are defined. Using these finite abstractions, it is possible to leverage tools from logic and automata theory to synthesize discrete mode sequences or strategies. In particular, we show that the discrete synthesis problem for an under-approximation can be reformulated as a model checking problem and that for an over-approximation can be transformed into a two-player game, which can then be solved by using off-the-shelf tools. By construction, existence of a discrete switching strategy for the discrete synthesis problem guarantees the existence of a continuous switching protocol for the continuous synthesis problem, which can be implemented at the continuous level to ensure the correctness of the trajectories for the nonlinear hybrid system. Moreover, in the case of over-approximations, it is shown that one can easily accommodate specifications that require reacting to possibly adversarial external events within the same framework.
引用
收藏
页码:727 / 734
页数:8
相关论文
共 50 条
  • [1] Synthesis of Reactive Switching Protocols From Temporal Logic Specifications
    Liu, Jun
    Ozay, Necmiye
    Topcu, Ufuk
    Murray, Richard M.
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2013, 58 (07) : 1771 - 1785
  • [2] Parameter Synthesis Through Temporal Logic Specifications
    Dang, Thao
    Dreossi, Tommaso
    Piazza, Carla
    FM 2015: FORMAL METHODS, 2015, 9109 : 213 - 230
  • [3] Switching Control of Dynamical Systems from Metric Temporal Logic Specifications
    Liu, Jun
    Prabhakar, Pavithra
    2014 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2014, : 5333 - 5338
  • [4] Reactive synthesis from interval temporal logic specifications
    Montanari, Angelo
    Sala, Pietro
    THEORETICAL COMPUTER SCIENCE, 2022, 899 : 48 - 79
  • [5] Switching Control of Differential-Algebraic Equations with Temporal Logic Specifications
    Li, Yinan
    Liu, Jun
    2015 AMERICAN CONTROL CONFERENCE (ACC), 2015, : 1941 - 1946
  • [6] SYNTHESIS OF COMMUNICATING PROCESSES FROM TEMPORAL LOGIC SPECIFICATIONS
    MANNA, Z
    WOLPER, P
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1984, 6 (01): : 68 - 93
  • [7] Reactive Planner Synthesis Under Temporal Logic Specifications
    Seong, Hyeonkyu
    Lee, Kyoungho
    Cho, Kyunghoon
    IEEE ACCESS, 2024, 12 : 13260 - 13276
  • [8] Synthesis of Shared Autonomy Policies With Temporal Logic Specifications
    Fu, Jie
    Topcu, Ufuk
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2016, 13 (01) : 7 - 17
  • [9] Temporal Relaxation of Signal Temporal Logic Specifications for Resilient Control Synthesis
    Buyukkocak, Ali Tevfik
    Aksaray, Derya
    2022 IEEE 61ST CONFERENCE ON DECISION AND CONTROL (CDC), 2022, : 2890 - 2896
  • [10] Robustness of temporal logic specifications
    Fainekos, Georgios E.
    Pappas, George J.
    FORMAL APPROACHES TO SOFTWARE TESTING AND RUNTIME VERIFICATION, 2006, 4262 : 178 - +