A 14-μA 3-ppm/°C CMOS bandgap voltage reference

被引：0
作者：
Yao, CH [1 ]
Liu, BA [1 ]
Xia, YW [1 ]
机构：
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2 | 2005年
关键词：
CMOS bandgap reference; curvature compensation; temperature-dependent resistor ration; PSRR; frequency compensation;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The work presented in this paper improves on a high order curvature-compensated CMOS band-gap reference circuit design [6]. A cascoded current mirror is utilized in order to increase the bandgap voltage's power supply rejection ration (PSRR) and decrease the mismatch current A source follower is inserted in series with the capacitor to guarantee the system stable. Simulated in the standard 0.18 mu m CMOS technology, the proposed voltage reference can operate down to 1.5V supply and consumes supply current of 14 mu A. A temperature coefficient of 3-ppm/degrees C is achieved through the temperature-dependent resistor ratio.
引用
收藏
页码：524 / 527
页数：4
相关论文
共 48 条
  • [41] Ultra-Low-Power Sub-1 V 29 ppm C Voltage Reference and Shared-Resistive Current Reference
    Shetty, Darshan
    Steffan, Christoph
    Holweg, Gerald
    Bosch, Wolfgang
    Grosinger, Jasmin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022,
  • [42] 1.6-ppm/°C Reference Voltage Generator with PSRR of-93dB based on Threshold Voltage Difference of LVT and SVT Devices
    Rikan, Behnam Samadpoor
    Abbasizadeh, Hamed
    Rad, Reza E.
    Hejazi, Arash
    Lee, Kang Yoon
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 60 - 61
  • [43] A 5.6 ppm/°C Temperature Coefficient, 87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point
    Jiang, Jize
    Shu, Wei
    Chang, Joseph S.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (03) : 623 - 633
  • [44] A 0.81–1.46 ppm/∘C High-Order Segmented Curvature-Compensation Bandgap Reference with Dynamic Element Matching Offset Cancellation for a Battery Management System
    Xu, Jingkai
    Wang, Wei
    Lin, Yude
    Ramiah, Harikrishnan
    Li, Xiaochao
    Electronics (Switzerland), 2025, 14 (07):
  • [45] A 42 ppm/°C 0.7V 47 nW Low-Complexity All-MOSFET Sub-Threshold Voltage Reference
    Liang, Yuhua
    Zhu, Zhangming
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (07)
  • [46] 3.75ppm/°C,-91dB PSRR, 27nW, 0.9V PVT Invariant Voltage Reference for Implantable Biomedical Applications
    Kelam, Mounika
    Battu, Balaji Yadav
    Abbas, Zia
    2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 31 - 36
  • [47] A low-impedance, sub-bandgap 0.6 μm CMOS reference with 0.84% trimless 3-σ accuracy and 230 dB worst-case PSRR up to 50 MHz
    Gupta, Vishal
    Rincon-Mora, Gabriel A.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 62 (03) : 345 - 359
  • [48] A low-impedance, sub-bandgap 0.6 μm CMOS reference with 0.84% trimless 3-σ accuracy and −30 dB worst-case PSRR up to 50 MHz
    Vishal Gupta
    Gabriel A. Rincón-Mora
    Analog Integrated Circuits and Signal Processing, 2010, 62 : 345 - 359
12345