Accurus: A Fast Convergence Technique for Accuracy Configurable Approximate Adder Circuits

被引:11
作者
Benara, Vinamra [1 ]
Purini, Suresh [1 ]
机构
[1] Int Inst Informat Technol, Hyderabad 500032, Andhra Pradesh, India
来源
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2016年
关键词
DESIGN;
D O I
10.1109/ISVLSI.2016.58
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing techniques have paved new paths to get substantial improvement in speed and power efficiency by making a trade-off with the accuracy of computations in inherently error tolerant applications, like from image and video processing domains. The accuracy requirements of various applications can differ from each other. Even within a same application different computations can have different accuracy requirements which can vary over time and upon user requirements. Accuracy configurable arithmetic circuits are essential for these reasons. Such techniques proposed earlier in the literature (ACA) work by improving the accuracy over several pipeline stages. However, those techniques suffer from the drawback that the corrections being made in the initial pipeline stages are small in magnitude as they are performed from the least significant bit position. In this paper, we propose a new correction technique -Accurus wherein we start from the most significant bit resulting in fast convergence of the result towards the accurate one. We used our approximate adder circuit in a Gaussian Blur filter which is then applied to an image. After one stage of correction, we achieved a peak signal to noise ratio of 40.90 dB when compared with 25.59 dB obtained using the previous well-known technique (ACA).
引用
收藏
页码:577 / 582
页数:6
相关论文
共 10 条
[1]  
Eaton J., GNU OCTAVE
[2]  
Gupta V., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P409, DOI 10.1109/ISLPED.2011.5993675
[3]  
Kahng AB, 2012, DES AUT CON, P820
[4]  
Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
[5]   Speeding up processing with approximation circuits [J].
Lu, SL .
COMPUTER, 2004, 37 (03) :67-+
[6]   A Low Latency Generic Accuracy Configurable Adder [J].
Shafique, Muhammad ;
Ahmad, Waqas ;
Hafiz, Rehan ;
Henkel, Joerg .
2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
[7]  
Verma AK, 2008, DES AUT TEST EUROPE, P1092
[8]  
Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
[9]  
Zhu N, 2009, PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), P400
[10]   Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing [J].
Zhu, Ning ;
Goh, Wang Ling ;
Zhang, Weija ;
Yeo, Kiat Seng ;
Kong, Zhi Hui .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) :1225-1229