Explicit model of thermal stress induced by annular through-silicon-via (TSV)

被引:2
|
作者
Wang, Fengjuan [1 ]
Yu, Ningmei [1 ]
机构
[1] Xian Univ Technol, Sch Automat & Informat Engn, Xian 710048, Shannxi, Peoples R China
来源
IEICE ELECTRONICS EXPRESS | 2016年 / 13卷 / 21期
基金
中国国家自然科学基金;
关键词
annular through-silicon-via (TSV); thermal stress; explicit model; three-dimensional integrated circuit (3D IC); KEEP-OUT-ZONE;
D O I
10.1587/elex.13.20160767
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, an explicit analytical model for the stress induced by annular through-silicon-via (TSV) is developed according to the classical Lame theory. And then, the analytical model is verified by finite element method (FEM) using ANSYS software. It is shown that, 1) the error between the analytical and FEM results is less than 5.6%, which proves the accuracy of the analytical model; 2) annular TSV induces a tensile radial stress and a compressive circumferential stress in the surrounding silicon. Finally, the guidelines are given for transistor placement to prevent the performance degradation.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Analytical models for the thermal strain and stress induced by annular through-silicon-via (TSV)
    Wang, Fengjuan
    Zhu, Zhangming
    Yang, Yintang
    Liu, Xiaoxian
    Ding, Ruixue
    IEICE ELECTRONICS EXPRESS, 2013, 10 (20):
  • [2] Electromigration induced stress in Through-Silicon-Via (TSV)
    Su, Fei
    Lu, Zixing
    Liu, Ping
    Li, Weijia
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 896 - 902
  • [3] A novel guard method of through-silicon-via (TSV)
    Wang, Fengjuan
    Huang, Jia
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2018, 15 (11):
  • [4] Material effect on thermal stress of annular-trench-isolated through silicon via (TSV)
    Feng, Wei
    Watanabe, Naoya
    Shimamoto, Haruo
    Aoyagi, Masahiro
    Kikuchi, Katsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SL)
  • [5] Integrated Passive Device for TSV(Through-Silicon-Via) Interposer
    Kim, Gu-Sung
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 506 - 507
  • [6] Current redistribution by intermetallic compounds in Through-Silicon-Via (TSV)
    Tsai, C. Y.
    Lou, B. Y.
    Hsu, H. H.
    Wu, Albert T.
    MATERIALS CHEMISTRY AND PHYSICS, 2012, 132 (01) : 162 - 165
  • [7] Effect of silicon anisotropy on interfacial fracture for three dimensional through-silicon-via (TSV) under thermal loading
    Dai, Yanwei
    Zhang, Min
    Qin, Fei
    Chen, Pei
    An, Tong
    ENGINEERING FRACTURE MECHANICS, 2019, 209 : 274 - 300
  • [8] Protrusion of Through-Silicon-Via (TSV) Copper with Double Annealing Processes
    Min Zhang
    Fei Qin
    Si Chen
    Yanwei Dai
    Pei Chen
    Tong An
    Journal of Electronic Materials, 2022, 51 : 2433 - 2449
  • [9] Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design
    Xu, Zheng
    Lu, Jian-Qiang
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) : 1441 - 1443
  • [10] Modeling of Through-Silicon-Via (TSV) RF Characterization using a simplified RLC electrical model
    Tseng, Kun-Fu
    Lu, Ching-Ta
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON APPLIED SYSTEM INNOVATION (ICASI), 2016,