High performance low power low voltage adder

被引：7
|
作者：
Wu, A
Ng, CK
机构：
[1] EDA Centre, Department of Electronic Engineering, City University of Hong Kong, Kowloon, Tat Chee Avenue
来源：
ELECTRONICS LETTERS | 1997年 / 33卷 / 08期
关键词：
adders; CMOS digital integrated circuits;
D O I：
10.1049/el:19970464
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high performance adder has been designed for low power, low voltage applications. The proposed circuit has a better performance in terms of power consumption and area efficiency. To justify claims, simulation results of various high speed adders are compared. The proposed adder is comparably fast compared to the other adders.
引用
收藏
页码：681 / 682
页数：2
相关论文
共 50 条
  • [1] Low Dynamic Power High Performance Adder
    Senejani, M. Nadi
    Hosseinghadiry, M.
    Miryahyaei, M.
    INTERNATIONAL CONFERENCE ON FUTURE COMPUTER AND COMMUNICATIONS, PROCEEDINGS, 2009, : 482 - +
  • [2] Low Dynamic Power High Performance Adder
    Senejani, M. Nadi
    Ghadiry, M. Hossein
    Miryahyaei, M.
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS: PROCEEDINGS OF THE XTH INTERNATIONAL CONFERENCE CADSM 2009, 2009, : 242 - +
  • [3] Low voltage high performance hybrid full adder
    Kumar, Pankaj
    Sharma, Rajender Kumar
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2016, 19 (01): : 559 - 565
  • [4] A low power high performance CMOS voltage-mode quaternary full adder
    Goncalves da Silva, Ricardo Cunha
    Boudinov, Henri Ivanov
    Carro, Luigi
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 187 - +
  • [5] Low Power High Performance Carry Select Adder
    Natarajan, P. B.
    Ghosh, Samit Kumar
    Karthik, R.
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 601 - 603
  • [6] A novel low power low voltage full adder cell
    Chang, CH
    Zhang, MY
    Gu, JM
    ISPA 2003: PROCEEDINGS OF THE 3RD INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, PTS 1 AND 2, 2003, : 454 - 458
  • [7] Low power adder with adaptive supply voltage
    Suzuki, H
    Jeong, W
    Roy, K
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 103 - 106
  • [8] High performance adder cell for low power pipelined multiplier
    Wu, A
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 57 - 60
  • [9] Performance analysis of a low power high speed full adder
    Bajpai, Paro
    Mittal, Priyanka
    Rana, Amita
    Aneja, Bhupesh
    2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 291 - 295
  • [10] Low-voltage low-power CMOS full adder
    Radhakrishnan, D
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (01): : 19 - 24
12345