Energy-Aware Page Replacement for NVM-based Hybrid Main Memory System

被引:0
作者
Zhang, Yiming [1 ]
Zhan, Jinyu [1 ]
Yang, Junhuan [1 ]
Jiang, Wei [1 ,3 ]
Li, Lin [2 ]
Li, Yixin [1 ]
机构
[1] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu, Sichuan, Peoples R China
[2] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu, Sichuan, Peoples R China
[3] State Key Lab Math Engn & Adv Comp, Wuxi, Peoples R China
来源
2017 IEEE 23RD INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA) | 2017年
关键词
NVM; page replacement; energy consumption; consistency guarantee; MODEL;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the advantage of low power consumption, Non-Volatile Memories (NVMs) has been widely used in hybrid memory architecture. This paper presents a page replacement method based on NVM-DRAM hybrid main memory system for low power and consistency guarantee, called EAPR The energy consumption of page access in DRAMs and NVMs can be calculated according to the memory access, and the pages are migrated according to their energy consumption, by which the pages are determined to migrate from NVM to DRAM or from DRAM to NVM. Instead of deleting the logs directly, our approach guarantees the consistency of the hybrid memory architecture by optimizing the structure of logs after the transactions of the applications are submitted. Finally, the experimental results show that EAPR can not only reduce the energy consumption at least 20% compared with other page replacement algorithms but also guarantee the consistency of transactions in the NVM-DRAM hybrid memory system.
引用
收藏
页数:6
相关论文
共 15 条
[1]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[2]  
Doller Ed, 2010, 2010 IEEE Hot Chips 22 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2010.7480056
[3]   NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory [J].
Dong, Xiangyu ;
Xu, Cong ;
Xie, Yuan ;
Jouppi, Norman P. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (07) :994-1007
[4]   Time-Based Software Transactional Memory [J].
Felber, Pascal ;
Fetzer, Christof ;
Marlier, Patrick ;
Riegel, Torvald .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (12) :1793-1807
[5]   Energy-Efficient Hybrid DRAM/NVM Main Memory [J].
Hassan, Ahmad ;
Vandierendonck, Hans ;
Nikolopoulos, Dimitrios S. .
2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, :492-493
[6]  
Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
[7]  
Lee HG, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P381, DOI 10.1109/ICCD.2011.6081427
[8]   Durable Address Translation in PCM-Based Flash Storage Systems [J].
Liu, Duo ;
Zhong, Kan ;
Wang, Tianzheng ;
Wang, Yi ;
Shao, Zili ;
Sha, Edwin Hsing-Mean ;
Xue, Jingling .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (02) :475-490
[9]  
Micron, 2014, TN4101 MICR
[10]   NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-) Volatile Memory Systems [J].
Poremba, Matthew ;
Zhang, Tao ;
Xie, Yuan .
IEEE COMPUTER ARCHITECTURE LETTERS, 2015, 14 (02) :140-143