A Dynamic Row-Buffer Management Policy for Multimedia Applications

被引:5
作者
Alawneh, Tareq A. [1 ]
机构
[1] Tech Univ Berlin, Inst Comp Engn & Microelect, Berlin, Germany
来源
2019 27TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP) | 2019年
关键词
DRAM; row-buffer management; dynamic; OP policy; CPA policy; row-buffer conflict;
D O I
10.1109/EMPDP.2019.8671566
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The DRAM-based main memory performance is lagging far behind the performance of modern processors. Achieving the highest possible performance of memory-bound applications on modern processors has been increasingly limited by the average DRAM memory access latency. The employed page policy, also referred to as a row-buffer management policy, has a significant impact on DRAM performance. Modern DRAM-based main memory systems have mainly two-page policies; Closed Page Autoprecharge (CPA) policy and Open Page (OP) policy. The optimal page policy is an application-dependent, hence a static page policy utilization may not always be the perfect choice to provide the lowest possible average DRAM memory access latency for the memory requests. In this paper, a dynamic page policy is proposed, in which the decision to switch between the OP policy and the CPA policy is made at run-time for each memory request through monitoring the memory access characteristics of the application instructions. The proposed approach aims at improving the DRAM bandwidth utilization and reducing the average DRAM memory access latency by lowering the number of time-consuming memory operations. The results obtained from this study revealed significant average Last Level Cache (LLC) miss penalty reduction of 25.8% when utilizing effectively the proposed approach compared to the baseline in the evaluated workloads.
引用
收藏
页码:148 / 157
页数:10
相关论文
共 16 条
[1]   RAPS: Restore-Aware Policy Selection for STT-MRAM-Based Main Memory Under Read Disturbance [J].
Aboutalebi, Armin Haj ;
Duan, Lide .
2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, :625-632
[2]  
Alawneh T, 2016, INT C MICROELECTRON, P125, DOI 10.1109/ICM.2016.7847925
[3]   A Prefetch-Aware Memory System for Data Access Patterns in Multimedia Applications [J].
Alawneh, Tareq A. ;
Elhossini, Ahmed .
2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2018, :78-87
[4]  
[Anonymous], 2010, TECH REP
[5]  
[Anonymous], 2017, MICR DDR3 SDRAM PART
[6]  
Awasthi M., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P183, DOI 10.1109/PACT.2011.31
[7]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[8]   HAPPY: Hybrid Address-based Page Policy in DRAMs [J].
Ghasempour, Mohsen ;
Jaleel, Aamer ;
Garside, Jim D. ;
Lujan, Mikel .
MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2016, :311-321
[9]  
Hassan H, 2016, INT S HIGH PERF COMP, P581, DOI 10.1109/HPCA.2016.7446096
[10]  
Huan DD, 2006, LECT NOTES COMPUT SC, V4186, P109