The Design of a Low-Power Asynchronous DES Coprocessor for Sensor Network Encryption

被引:3
|
作者
Liu, Yijun [1 ]
Chen, Pinghua [1 ]
Xie, Guobo [1 ]
Liu, Zhusong [1 ]
Li, Zhenkun [1 ]
机构
[1] Guangdong Univ Technol, Fac Comp, Guangzhou 510006, Guangdong, Peoples R China
关键词
DES; Encryption; Coprocessor; Low-power; Asynchronous;
D O I
10.1109/ISCSCT.2008.228
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Sensor network nodes have a very tight power budget and the power efficiency is the biggest design concern in sensor network circuits. A general-purpose processor (e.g. an ARM processor) is not efficient to execute encryption algorithms because it has no special instructions to support encryption operations, for example very often-used permutation operations. In the paper, we propose a low-power ASIC encryption coprocessor for sensor network nodes. A DES algorithm is used because the algorithm does not include power-hungry and complex mathematic operations, such as multiplication, division and addition. An asynchronous logic style is used to design the coprocessor. With an asynchronous controller, a global clock is not necessary when idle, resulting in zero standby dynamic power. Using the DES coprocessor, the power consumed by encryption can be saved by 4 orders of magnitude than a pure software calculation.
引用
收藏
页码:190 / 193
页数:4
相关论文
共 50 条
  • [41] A low-power asynchronous VLSI FIR filter
    Bartlett, VA
    Grass, E
    2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 29 - 39
  • [42] Design of a low-power embedded processor architecture using asynchronous function units
    Li, Yong
    Wang, Zhiying
    Zhao, Xuemi
    Ruan, Jian
    Dai, Kui
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2007, 4697 : 354 - +
  • [43] An Asynchronous Design Method and Its Application on a Low-power RFID Baseband Processor
    Zhang, Qihui
    Cao, Jian
    Cao, Xixin
    Zhang, Xing
    Zhang, Shijuan
    Li, Xianfeng
    Xiao, Hai
    2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 328 - 331
  • [44] Low-power radio design for wireless smart sensor networks
    Fang, Wai-Chi
    Lin, Tsung-Hsien
    IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2006, : 583 - +
  • [45] The low-power asynchronous motor in generator run
    Brslica, Vit
    RES 08: PROCEEDINGS OF THE 2ND WSEAS/IASME INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY SOURCES, 2008, : 193 - 197
  • [46] Design and fabrication of low-power planar type gas sensor
    Zhang, Zili
    Yin, Chenbo
    Tao, Chunmin
    Zhu, Bin
    FRONTIER OF NANOSCIENCE AND TECHNOLOGY, 2011, 694 : 580 - 584
  • [47] Design of low-power DPGA used in CMOS image sensor
    Yao, Su-Ying
    Nie, Kai-Ming
    Zhao, Shi-Bin
    Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2011, 44 (10): : 865 - 871
  • [48] Ultra low-power radio design for wireless sensor networks
    Enz, Christian C.
    Scolari, Nicola
    Yodprasit, Uroschanit
    2005 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: INTEGRATED CIRCUITS FOR WIDEBAND COMMUNICATION AND WIRELESS SENSOR NETWORKS, 2005, : 1 - 17
  • [49] Design of a Low-power Ultrasound Transceiver for Underwater Sensor Networks
    Berkol, Gonenc
    Baltus, Peter G. M.
    Harpe, Pieter J. A.
    Cantatore, Eugenio
    2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 129 - 132
  • [50] Low-power sensor interfaces
    Smith, T
    Bardyn, JP
    Chevroulet, M
    ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 151 - 175