共 50 条
- [31] Low-power and area-optimized VLSI implementation of AES coprocessor for Zigbee system Journal of China Universities of Posts and Telecommunications, 2009, 16 (03): : 89 - 94
- [33] Algorithm Architecture Co-Design for Ultra Low-Power Image Sensor SENSORS, CAMERAS, AND SYSTEMS FOR INDUSTRIAL AND SCIENTIFIC APPLICATIONS XIII, 2012, 8298
- [37] Design of a Low-Latency and Low-Power Short Frame OFDM System for Sensor Networks PROCEEDINGS OF THE 2020 17TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD 2020), 2020, : 886 - 891
- [39] Optimization Design of a Low Power Asynchronous DES for Security Applications Based on Balsa and Synchronous Tools 25TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (CONIELECOMP 2015), 2015, : 124 - 129
- [40] Implementation of SM4 Algorithm based on Asynchronous Dual-Rail Low-power Design 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 616 - 618