The Design of a Low-Power Asynchronous DES Coprocessor for Sensor Network Encryption

被引:3
|
作者
Liu, Yijun [1 ]
Chen, Pinghua [1 ]
Xie, Guobo [1 ]
Liu, Zhusong [1 ]
Li, Zhenkun [1 ]
机构
[1] Guangdong Univ Technol, Fac Comp, Guangzhou 510006, Guangdong, Peoples R China
关键词
DES; Encryption; Coprocessor; Low-power; Asynchronous;
D O I
10.1109/ISCSCT.2008.228
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Sensor network nodes have a very tight power budget and the power efficiency is the biggest design concern in sensor network circuits. A general-purpose processor (e.g. an ARM processor) is not efficient to execute encryption algorithms because it has no special instructions to support encryption operations, for example very often-used permutation operations. In the paper, we propose a low-power ASIC encryption coprocessor for sensor network nodes. A DES algorithm is used because the algorithm does not include power-hungry and complex mathematic operations, such as multiplication, division and addition. An asynchronous logic style is used to design the coprocessor. With an asynchronous controller, a global clock is not necessary when idle, resulting in zero standby dynamic power. Using the DES coprocessor, the power consumed by encryption can be saved by 4 orders of magnitude than a pure software calculation.
引用
收藏
页码:190 / 193
页数:4
相关论文
共 50 条
  • [31] Design of a Low-Power Cryptographic Accelerator Under Advanced Encryption Standard
    Wang, Peipei
    Guan, Wu
    Liang, Liping
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (17)
  • [32] Network Operation and Management System for Low-power Wireless Sensor Network
    Lee, Kyeseon
    Ryu, Jae-Hong
    Kim, Nae-Soo
    2016 INTERNATIONAL CONFERENCE ON PLATFORM TECHNOLOGY AND SERVICE (PLATCON), 2016,
  • [33] Design and implementation of low-area and low-power AES encryption hardware core
    Hamalainen, Panu
    Alho, Tirno
    Hannikainen, Marko
    Hamalainen, Tirno D.
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 577 - +
  • [34] A LOW-POWER WIRELESS SENSOR NETWORK FOR STRUCTURAL HEALTH MONITORING
    Meyer, Jonas
    Feltrin, Glauco
    Bischoff, Reinhard
    Motavalli, Masoud
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON STRUCTURE HEALTH MONITORING & INTELLIGENT INFRASTRUCTURE: STRUCTURAL HEALTH MONITORING & INTELLIGENT INFRASTRUCTURE, 2007,
  • [35] Design of a low-power road monitoring system for smart cities based on wireless sensor network
    Liu A.Y.
    Cao L.J.
    Han Y.
    Gao S.N.
    Li X.
    Zhao W.
    Advances in Transportation Studies, 2021, 53 : 183 - 196
  • [36] Low-power periodic task scheduling in wireless sensor network
    School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu 610054, China
    Yi Qi Yi Biao Xue Bao, 2007, SUPPL. 5 (109-112):
  • [37] Low-power device for wireless sensor network for Smart Cities
    Ramirez, Cesar A.
    Barragan, R. C.
    Garcia-Torales, G.
    Larios, Victor M.
    2016 IEEE MTT-S LATIN AMERICA MICROWAVE CONFERENCE (LAMC), 2016,
  • [38] Design of a low-power CMOS transceiver for semi-passive wireless sensor network application
    Shahroury, Fadi R.
    INTEGRATION-THE VLSI JOURNAL, 2020, 71 (71) : 95 - 104
  • [39] Low-power dual-port asynchronous CMOS SRAM design techniques
    Soon-Hwei, Tan
    Poh-Yee, Loh
    Sulaiman, Mohd-Shahiman
    Yusoff, Zubaida
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (02): : 87 - 93
  • [40] An asynchronous Viterbi Decoder for low-power applications
    Javadi, B
    Naderi, M
    Pedram, H
    Afzali-Kusha, A
    Akbari, MK
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 471 - 480