The Design of a Low-Power Asynchronous DES Coprocessor for Sensor Network Encryption

被引:3
|
作者
Liu, Yijun [1 ]
Chen, Pinghua [1 ]
Xie, Guobo [1 ]
Liu, Zhusong [1 ]
Li, Zhenkun [1 ]
机构
[1] Guangdong Univ Technol, Fac Comp, Guangzhou 510006, Guangdong, Peoples R China
来源
ISCSCT 2008: INTERNATIONAL SYMPOSIUM ON COMPUTER SCIENCE AND COMPUTATIONAL TECHNOLOGY, VOL 2, PROCEEDINGS | 2008年
关键词
DES; Encryption; Coprocessor; Low-power; Asynchronous;
D O I
10.1109/ISCSCT.2008.228
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Sensor network nodes have a very tight power budget and the power efficiency is the biggest design concern in sensor network circuits. A general-purpose processor (e.g. an ARM processor) is not efficient to execute encryption algorithms because it has no special instructions to support encryption operations, for example very often-used permutation operations. In the paper, we propose a low-power ASIC encryption coprocessor for sensor network nodes. A DES algorithm is used because the algorithm does not include power-hungry and complex mathematic operations, such as multiplication, division and addition. An asynchronous logic style is used to design the coprocessor. With an asynchronous controller, a global clock is not necessary when idle, resulting in zero standby dynamic power. Using the DES coprocessor, the power consumed by encryption can be saved by 4 orders of magnitude than a pure software calculation.
引用
收藏
页码:190 / 193
页数:4
相关论文
共 50 条
  • [21] Design of a low-power digital core for passive UHF RFID sensor
    Chen, Guohua
    Li, Linan
    Shen, Hongwei
    Zhou, Yumei
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 886 - 889
  • [22] Architectural optimization for low-power nonpipelined asynchronous systems
    Plana, LA
    Nowick, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 56 - 65
  • [23] Design of low power lifting-based coprocessor for mobile multimedia applications
    Dang, PP
    Chau, PM
    IMAGE AND VIDEO COMMUNICATIONS AND PROCESSING 2003, PTS 1 AND 2, 2003, 5022 : 733 - 744
  • [24] An efficient asynchronous pipeline FIFO for low-power applications
    Gholipour, M
    Afzali-Kusha, A
    Nourani, M
    Khademzadeh, A
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 481 - 484
  • [25] Asynchronous switching for low-power networks-on-chip
    El-Moursy, Magdy A.
    Shawkey, Heba A.
    MICROELECTRONICS JOURNAL, 2011, 42 (12) : 1370 - 1379
  • [26] Low-power asynchronous Viterbi decoder for wireless applications
    Kawokgy, M
    Salama, CAT
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 286 - 289
  • [27] Low-Power AES Data Encryption Architecture for a LoRaWAN
    Tsai, Kun-Lin
    Leu, Fang-Yie
    You, Ilsun
    Chang, Shuo-Wen
    Hu, Shiung-Jie
    Park, Hoonyong
    IEEE ACCESS, 2019, 7 : 146348 - 146357
  • [28] Normally-Off MCU Architecture and Power Management Method for Low-Power Sensor Network
    Hayashikoshi, Masanori
    Ueki, Hiroshi
    Kawai, Hiroyuki
    Shimizu, Toru
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 151 - 152
  • [29] The design of a low power asynchronous multiplier
    Liu, YJ
    Furber, S
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 301 - 306
  • [30] An Asynchronous, Low Power and Secure Framework for Network-On-Chips
    Mirza-Aghatabar, M.
    Sadeghi, A.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2008, 8 (07): : 214 - 223