A 0.18-μm CMOS 10-Gb/s Dual-Mode 10-PAM Serial Link Transceiver

被引:32
|
作者
Song, Bongsub [1 ]
Kim, Kyunghoon [1 ]
Lee, Junan [1 ]
Burm, Jinwook [1 ]
机构
[1] Sogang Univ, Dept Elect Engn, Seoul 121742, South Korea
关键词
CMOS; currentmode logic (CML); high-speed integrated circuits; pulse-amplitude modulation (PAM); serial link; transceiver; DESIGN; PREEMPHASIS; EQUALIZER;
D O I
10.1109/TCSI.2012.2215799
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 0.18-mu m CMOS 10-Gb/s serial link transceiver is presented. For the power-efficiency, the transceiver employs a dual-mode 10-level pulse amplitude modulation (10-PAM) technique enabling to transmit 4-bit per symbol. Since the operating frequency of the internal circuits is reduced by 4, the power dissipation of the transceiver is much reduced. In addition, compared with a standard 16-PAM technique, the dual-mode 10-PAM technique can reduce power dissipation by 62.5%. The transmitter including a pseudo random bit sequence (PRBS) generator, multiplexers, an encoder, and an output driver achieves 10-Gb/s data-rate with 235-mW power dissipation such that the figure of merit (FOM) of the transmitter part is 23.5 mW/(Gb/s). The receiver including a flash type analog-to-digital converter (ADC), a decoder, and output drivers achieves 10-Gb/s data-rate and 10(-12) BER with 190-mW power dissipation such that FOM of the receiver part is 19 mW/(Gb/s). The proposed 10-PAM transceiver was implemented in a 0.18-mu m standard CMOS technology with 0.3 0.8-mm(2) active area.
引用
收藏
页码:457 / 468
页数:12
相关论文
共 50 条
  • [1] A 0.18 μm CMOS 12 Gb/s 10-PAM Serial Link Transmitter
    Song, Bongsub
    Kim, Kwangsoo
    Burm, Jinwook
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (11): : 1787 - 1793
  • [2] 0.18-μm CMOS 10-Gb/s current-mode serial link transmitters
    Yuan, F
    Jiang, J
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (08) : 1863 - 1869
  • [3] A 0.18 μm CMOS multi-Gb/s 10-PAM transmitter
    Jeong, Jikyung
    Lee, Jeongjun
    Burm, Jinwook
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 516 - 519
  • [4] A 12-Gb/s serial link transceiver using dual-mode pulse amplitude modulation scheme in a 0.18-μm CMOS process
    Mohabbatian, Neda
    Hadidi, Khayrollah
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (02) : 487 - 504
  • [5] A passive filter for 10-Gb/s analog equalizer in 0.18-μm CMOS technology
    Lu, Jian-Hao
    Luo, Chi-Lun
    Liu, Shen-Iuan
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 404 - 407
  • [6] 10 Gb/s 0.18 μm CMOS transceiver IC
    Lei, Kai
    Miao, Yu
    Feng, Jun
    Wang, Zhi-Gong
    Bandaoti Guangdian/Semiconductor Optoelectronics, 2005, 26 (04): : 350 - 352
  • [7] A 75-dB . Ω 10-Gb/s Transimpedance Amplifier in 0.18-μm CMOS Technology
    Jin, Jun-De
    Hsu, Shawn S. H.
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2008, 20 (21-24) : 2177 - 2179
  • [8] A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18-μm CMOs
    Rogers, JE
    Long, JR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1781 - 1789
  • [9] 0.18-μm CMOS equalization techniques for 10-Gb/s fiber optical communication links
    Maeng, M
    Bien, F
    Hur, Y
    Kim, H
    Chandramouli, S
    Gebara, E
    Laskar, J
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (11) : 3509 - 3519
  • [10] 10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology
    Galal, S
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2138 - 2146