THE IMPLEMENTATION OF CHANNELIZED RECEIVER THROUGH FPGA

被引：0

作者：

Huang Xiaohong ^{[1
]}

Xu Xianyin ^{[1
]}

机构：

[1] Hebei Polytech Univ, Coll Informat Engn, Tangshan 063000, Peoples R China

来源：

FIFTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2012) | 2012年

关键词：

Channelization; polyphase filter; FPGA;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The channelized receiver is obtained by polyphase filter banks, which makes Multi-channel signals received parallel. The channelizing is realized in the FPGA device of xc4vsx55 which belongs to Virtex4 group in Xilinx family. During the process of design, highly effective of polyphase and the parallel assembly line structure's FFT flexibility are fully considered, which reduce the operand enormously and raise the operating speed. Simulation is gotten by using combined simulation of ISE, Modelsim and Matlab, the result is confirmed effective.

引用

页码：809 / 816

页数：8

共 50 条

[1] Design and FPGA Implementation of a Digital Channelized Receiver
Tian, Qian
Jiang, Anping
Bi, Bo
2022 IEEE 2ND INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND SOFTWARE ENGINEERING (ICICSE 2022), 2022, : 200 - 204
[2] Implementation of Adaptive Detection Threshold in Digital Channelized Receiver Based on FPGA
Jin, Leilei
Jiang, Haiqing
INFORMATION TECHNOLOGY AND INTELLIGENT TRANSPORTATION SYSTEMS, VOL 2, 2017, 455 : 235 - 240
[3] Implement of Efficient Channelized Receiver Based on FPGA
Zhang Wenxu
Zhang Jing
Zhang Chunjie
2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
[4] Design and FPGA Implementation of a Novel Efficient FRM-Based Channelized Receiver Structure
Zhang, Wenxu
Yao, Yushuang
Zhao, Zhongkai
Zhao, Wentong
He, Junxi
IEEE ACCESS, 2019, 7 : 114778 - 114787
[5] Efficient Design and Implementation of Channelized Reconnaissance Receiver
Zhou, Xinxing
Cai, Quanwang
Wang, Zheng
Wen, Fei
Qiu, Yaoming
PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND INFORMATION PROCESSING (ICCIP 2018), 2018, : 294 - 298
[6] Design and Implementation of Partial Shared Digital Channelized Receiver
Lei Shi
Zhen Huang
Xuefeng Feng
Journal of Beijing Institute of Technology, 2021, 30 (02) : 186 - 193
[7] Design and Implementation of Partial Shared Digital Channelized Receiver
Shi L.
Huang Z.
Feng X.
Journal of Beijing Institute of Technology (English Edition), 2021, 30 (02): : 186 - 193
[8] Design and Implementation of 2.4Gsps Digital Channelized Receiver
Yang Yuchen
Xiang Haisheng
2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 809 - 811
[9] USB Receiver/Transmitter for FPGA Implementation
Szecowka, Przemyslaw M.
Pyrzynski, Kamil J.
2012 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES), 2012,
[10] ACOUSTOOPTIC CHANNELIZED RECEIVER
CHANG, IC
MICROWAVE JOURNAL, 1986, 29 (03) : 141 - &

← 1 2 3 4 5 →