Software Dataplane Verification

被引:4
|
作者
Dobrescu, Mihai [1 ]
Argyraki, Katerina [1 ]
机构
[1] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland
基金
瑞士国家科学基金会;
关键词
D O I
10.1145/2823400
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The industry is in the mood for programmable networks, where an operator can dynamically deploy network functions on network devices, akin to how one deploys virtual machines on physical machines in a cloud environment. Such flexibility brings along the threat of unpredictable behavior and performance. What are the minimum restrictions that we need to impose on network functionality such that we are able to verify that a network device behaves and performs as expected, for example, does not crash or enter an infinite loop? We present the result of working iteratively on two tasks: designing a domain-specific verification tool for packet-processing software, while trying to identify a minimal set of restrictions that packet-processing software must satisfy in order to be verification-friendly. Our main insight is that packet-processing software is a good candidate for domain-specific verification, for example, because it typically consists of distinct pieces of code that share limited mutable state; we can leverage this and other properties to sidestep fundamental verification challenges. We apply our ideas on Click packet-processing software; we perform complete and sound verification of an IP router and two simple middleboxes within tens of minutes, whereas a state-of-the-art general-purpose tool fails to complete the same task within several hours.
引用
收藏
页码:113 / 121
页数:9
相关论文
共 50 条
  • [1] Dataplane Specialization for High-performance OpenFlow Software Switching
    Molnar, Laszlo
    Pongracz, Gergely
    Enyedi, Gabor
    Kis, Zoltan Lajos
    Csikor, Levente
    Juhasz, Ferenc
    Korosi, Attila
    Retvari, Gabor
    PROCEEDINGS OF THE 2016 ACM CONFERENCE ON SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '16), 2016, : 539 - 552
  • [2] Software verification
    Kroening, Daniel
    Frontiers in Artificial Intelligence and Applications, 2009, 185 (01) : 505 - 532
  • [3] DataPlane-ML: An integrated attack detection and mitigation solution for software defined networks
    Carvalho, Ranyelson N. N.
    Costa, Lucas R. R.
    Bordim, Jacir L. L.
    Alchieri, Eduardo A. P.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2023, 35 (19):
  • [4] Software -defined, programmable Ll dataplane: demonstration of fabric hardware resilience using optical switches
    Patronas, Giannis
    Syrivelis, Dimitris
    Bakopoulos, Paraskevas
    Kashinkunti, Prethvi
    Capps, Louis
    Argyris, Nikos
    Terzenidis, Nikos
    Zahavi, Eitan
    Yeager, Luke
    Mentovich, Elad
    Bernauer, Julie
    2023 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION, OFC, 2023,
  • [5] From software verification to 'everyware' verification
    Kwiatkowska, Marta
    COMPUTER SCIENCE-RESEARCH AND DEVELOPMENT, 2013, 28 (04): : 295 - 310
  • [6] VERIFICATION OF SOFTWARE PROGRAMS
    BUCKLEY, FJ
    COMPUTERS AND AUTOMATION, 1971, 20 (02): : 23 - &
  • [7] Verification of Concurrent Software
    Huisman, Marieke
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2017, (261): : 2 - 2
  • [8] Challenges of software verification
    Arceri, Vincenzo
    Negrini, Luca
    Olivieri, Luca
    Ferrara, Pietro
    INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2024, 26 (06) : 669 - 672
  • [9] Software verification & validation
    Pierce, P
    NORTHCON/96 - IEEE TECHNICAL APPLICATIONS CONFERENCE, CONFERENCE RECORD, 1996, : 265 - 268
  • [10] Verification of Concurrent Software
    Kroening, Daniel
    DEPENDABLE SOFTWARE SYSTEMS ENGINEERING, 2016, 45 : 159 - 178