Performance Enhancement of FinFETs at Low Temperature

被引:0
|
作者
Maiti, C. K. [1 ]
Dash, T. P. [1 ]
Dey, S. [1 ]
机构
[1] Siksha O Anusandhan Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, Orissa, India
来源
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC) | 2017年
关键词
FinFET; low-temperature electronics; TCAD;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, performance analysis of strain-engineered MOSFETs has been performed through the use of the three temperature-dependent piezoresistive coefficients of silicon. As stress has a major impact on transistor characteristics in advanced devices, stress effects need to be determined from simulation in order to study the influence of from stress-related effects. We have investigated the effects of low temperature on the electrical performance of FinFETs. The physics-based 3D device simulation tool VictoryDevice is used for the simulations and characterization of the electrical properties of FinFETs. Performance enhancement is observed at low temperature.
引用
收藏
页码:35 / 39
页数:5
相关论文
共 50 条
  • [1] Improved SOI FinFETs Performance With Low-Temperature Deuterium Annealing
    Ku, Ja-Yun
    Yu, Ji-Man
    Wang, Dong-Hyun
    Jung, Dae-Han
    Han, Joon-Kyu
    Choi, Yang-Kyu
    Park, Jun-Young
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (07) : 3958 - 3962
  • [2] InAs FinFETs Performance Enhancement by Superacid Surface Treatment
    Zeng, Yuping
    Khandelwal, Sourabh
    Shariar, Kazy F.
    Wang, Zijian
    Lin, Guangyang
    Cheng, Qi
    Cui, Peng
    Opila, Robert
    Balakrishnan, Ganesh
    Addamane, Sadhvikas
    Taheri, Peyman
    Kiriya, Daisuke
    Hettick, Mark
    Javey, Ali
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) : 1856 - 1861
  • [3] Enhancement of Plasmonic Performance in Epitaxial Silver at Low Temperature
    Liuyang Sun
    Chendong Zhang
    Chun-Yuan Wang
    Ping-Hsiang Su
    Matt Zhang
    Shangjr Gwo
    Chih-Kang Shih
    Xiaoqin Li
    Yanwen Wu
    Scientific Reports, 7
  • [4] Enhancement of Plasmonic Performance in Epitaxial Silver at Low Temperature
    Sun, Liuyang
    Zhang, Chendong
    Wang, Chun-Yuan
    Su, Ping-Hsiang
    Zhang, Matt
    Gwo, Shangjr
    Shih, Chih-Kang
    Li, Xiaoqin
    Wu, Yanwen
    SCIENTIFIC REPORTS, 2017, 7
  • [5] Low-temperature enhancement of plasmonic performance in silver films
    Jayanti, Sriharsha V.
    Park, Jong Hyuk
    Dejneka, Alexandr
    Chvostova, Dagmar
    McPeak, Kevin M.
    Chen, Xiaoshu
    Oh, Sang-Hyun
    Norris, David J.
    OPTICAL MATERIALS EXPRESS, 2015, 5 (05): : 1147 - 1155
  • [6] Low Temperature Microwave Annealed FinFETs with Less Vth Variability
    Endo, K.
    Lee, Y. -J
    Ishikawa, Y.
    Hsueh, F. -K.
    Sung, P. -J.
    Liu, Y. -X
    Matsukawa, T.
    O'uchi, S.
    Tsukada, J.
    Yamauchi, H.
    Masahara, M.
    2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2016,
  • [7] Performance Enhancement by Gate Tunable Strain in p-type Piezoelectric FinFETs
    Long, Yuxiong
    Wang, Hongjuan
    Huang, Jun Z.
    Gong, Jian
    Jiang, Xiangwei
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 185 - 187
  • [8] A High Tensile Stress Spacer by Low Temperature Microwave Anneal Induced 50% Mobility Enhancement for Nano Scale FinFETs Device
    Chen, Yi-Ju
    Huang, Yao-Ming
    Hou, Yun-Fang
    Chen, Min-Cheng
    Lee, Yao-Jen
    Wu, Wen-Fa
    Shieh, Jia-Ming
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 401 - 404
  • [9] Low-Temperature Performance of Accumulation-Mode p-Channel Wrap-Gated FinFETs
    Zhang, Yanbo
    Du, Yandong
    Chen, Yankun
    Li, Xiaoming
    Yang, Xiang
    Han, Weihua
    Yang, Fuhua
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (02) : 804 - 807
  • [10] Performance Enhancement of Dual Material Gate Junctionless FinFETs using Dielectric Spacer
    Mathew, Shara
    Bhat, K. N.
    Rao, Rathnamala
    IETE JOURNAL OF RESEARCH, 2024, 70 (06) : 5879 - 5890