HW/SW co-design of dedicated heterogeneous parallel systems: an extended design space exploration approach

被引:12
作者
Pomante, Luigi [1 ]
机构
[1] Univ Aquila, DEWS, I-67100 Laquila, Italy
关键词
hardware-software codesign; multiprocessing systems; parallel architectures; dedicated heterogeneous parallel systems; extended design space exploration approach; dedicated electronic digital systems; heterogeneous parallel architectures; reference HW-SW codesign flow; HW-SW partitioning; system-level design space exploration approach; system functionality specification; partitioned entity mapping; heterogeneous multicore processor architecture;
D O I
10.1049/iet-cdt.2013.0026
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work faces the problem of the hardware/software (HW/SW) co-design of dedicated electronic digital systems based on heterogeneous parallel architectures. In particular, other than describing the reference HW/SW co-design flow, it proposes an extension of a previous system-level design space exploration approach able to suggest to the designer an HW/SW partitioning of the system functionalities specification and a mapping of the partitioned entities onto an automatically defined heterogeneous multi multi-core processor' architecture.
引用
收藏
页码:246 / 254
页数:9
相关论文
共 10 条
[1]   SC Build: a computer-aided design tool for design space exploration of embedded central processing unit cores for field-programmable gate arrays [J].
Anderson, I. D. L. ;
Khalid, M. A. S. .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (01) :24-32
[2]   Efficient design space exploration for application specific systems-on-a-chip [J].
Ascia, Giuseppe ;
Catania, Vincenzo ;
Di Nuovo, Alessandro G. ;
Palesi, Maurizio ;
Patti, Davide .
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (10) :733-750
[3]   Affinity-driven system design exploration for heterogeneous multiprocessor SoC [J].
Brandolese, C ;
Fornaciari, W ;
Pomante, L ;
Salice, F ;
Sciuto, D .
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (05) :508-519
[4]  
Gupta R. K., 1995, COSYNTHESIS HARDWARE
[5]   COMMUNICATING SEQUENTIAL PROCESSES [J].
HOARE, CAR .
COMMUNICATIONS OF THE ACM, 1978, 21 (08) :666-677
[6]  
Ku D.C., 1992, HIGH LEVEL SYNTHESIS
[7]  
Mitchell M., 1998, An Introduction to Genetic Algorithms, DOI DOI 10.1016/S0898-1221(96)90227-8
[8]  
Pomante L., 2002, THESIS DEI
[9]   Design space exploration of reliable networked embedded systems [J].
Streichert, Thilo ;
Glass, Michael ;
Haubelt, Christian ;
Teich, Juergen .
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (10) :751-763
[10]  
Vahid F., 2002, EMBEDDED SYSTEM DESI