Neuromorphic silicon neuron circuits

被引:946
|
作者
Indiveri, Giacomo [1 ,2 ]
Linares-Barranco, Bernabe [3 ]
Hamilton, Tara Julia [4 ]
van Schaik, Andre [5 ]
Etienne-Cummings, Ralph [6 ]
Delbruck, Tobi [1 ,2 ]
Liu, Shih-Chii [1 ,2 ]
Dudek, Piotr [7 ]
Hafliger, Philipp [8 ]
Renaud, Sylvie [9 ,10 ]
Schemmel, Johannes [11 ]
Cauwenberghs, Gert [12 ,13 ]
Arthur, John [14 ]
Hynna, Kai [14 ]
Folowosele, Fopefolu [6 ]
Saighi, Sylvain [9 ,10 ]
Serrano-Gotarredona, Teresa [3 ]
Wijekoon, Jayawan [7 ]
Wang, Yingxue [15 ]
Boahen, Kwabena [14 ]
机构
[1] Univ Zurich, Inst Neuroinformat, CH-8057 Zurich, Switzerland
[2] ETH, Zurich, Switzerland
[3] Natl Microelect Ctr, Inst Microelect Sevilla, Seville, Spain
[4] Univ New S Wales, Sch Elect Engn & Telecommun, Sydney, NSW 2052, Australia
[5] Univ Sydney, Sch Elect & Informat Engn, Sydney, NSW 2006, Australia
[6] Johns Hopkins Univ, Whiting Sch Engn, Baltimore, MD USA
[7] Univ Manchester, Sch Elect & Elect Engn, Manchester, Lancs, England
[8] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
[9] Bordeaux Univ, Lab Integrat Mat Syst, Bordeaux, France
[10] IMS CNRS Lab, Bordeaux, France
[11] Heidelberg Univ, Kirchhoff Inst Phys, Heidelberg, Germany
[12] Univ Calif San Diego, Dept Bioengn, La Jolla, CA 92093 USA
[13] Univ Calif San Diego, Inst Neural Computat, La Jolla, CA 92093 USA
[14] Stanford Univ, Stanford Bioengn, Stanford, CA 94305 USA
[15] Howard Hughes Med Inst, Ashburn, VA USA
基金
澳大利亚研究理事会; 瑞士国家科学基金会; 英国工程与自然科学研究理事会; 欧洲研究理事会;
关键词
analog VLSI; subthreshold; spiking; integrate and fire; conductance based; adaptive exponential; log-domain; circuit; SPIKING NEURONS; SYNAPTIC PLASTICITY; ANALOG; MODEL; NETWORKS; DYNAMICS; CALIBRATION; SIMULATION; DENDRITES; SYNAPSES;
D O I
10.3389/fnins.2011.00073
中图分类号
Q189 [神经科学];
学科分类号
071006 ;
摘要
Hardware implementations of spiking neurons can be extremely useful for a large variety of applications, ranging from high-speed modeling of large-scale neural systems to real-time behaving systems, to bidirectional brain-machine interfaces. The specific circuit solutions used to implement silicon neurons depend on the application requirements. In this paper we describe the most common building blocks and techniques used to implement these circuits, and present an overview of a wide range of neuromorphic silicon neurons, which implement different computational models, ranging from biophysically realistic and conductance-based Hodgkin-Huxley models to bi-dimensional generalized adaptive integrate and fire models. We compare the different design methodologies used for each silicon neuron design described, and demonstrate their features with experimental results, measured from a wide range of fabricated VLSI chips.
引用
收藏
页数:23
相关论文
共 50 条
  • [1] A Mixed-Signal Structured AdEx Neuron for Accelerated Neuromorphic Cores
    Aamir, Syed Ahmed
    Mueller, Paul
    Kiene, Gerd
    Kriener, Laura
    Stradmann, Yannik
    Gruebl, Andreas
    Schemmel, Johannes
    Meier, Karlheinz
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2018, 12 (05) : 1027 - 1037
  • [2] Neuromodulation of Neuromorphic Circuits
    Rib, Luka
    Sepulchre, Rodolphe
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 3028 - 3040
  • [3] Synthesizing cognition in neuromorphic electronic systems
    Neftci, Emre
    Binas, Jonathan
    Rutishauser, Ueli
    Chicca, Elisabetta
    Indiveri, Giacomo
    Douglas, Rodney J.
    PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2013, 110 (37) : E3468 - E3476
  • [4] Piezoelectric neuron for neuromorphic computing
    Li, Wenjie
    Tan, Shan
    Fan, Zhen
    Chen, Zhiwei
    Ou, Jiali
    Liu, Kun
    Tao, Ruiqiang
    Tian, Guo
    Qin, Minghui
    Zeng, Min
    Lu, Xubing
    Zhou, Guofu
    Gao, Xingsen
    Liu, Jun-Ming
    JOURNAL OF MATERIOMICS, 2025, 11 (05)
  • [5] A Vertical Silicon Nanowire Based Single Transistor Neuron with Excitatory, Inhibitory, and Myelination Functions for Highly Scalable Neuromorphic Hardware
    Han, Joon-Kyu
    Oh, Jungyeop
    Yu, Ji-Man
    Choi, Sung-Yool
    Choi, Yang-Kyu
    SMALL, 2021, 17 (49)
  • [6] Nullcline-Based Design of a Silicon Neuron
    Basu, Arindam
    Hasler, Paul E.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) : 2938 - 2947
  • [7] Neuromorphic Electronic Circuits for Building Autonomous Cognitive Systems
    Chicca, Elisabetta
    Stefanini, Fabio
    Bartolozzi, Chiara
    Indiveri, Giacomo
    PROCEEDINGS OF THE IEEE, 2014, 102 (09) : 1367 - 1388
  • [8] An analog astrocyte-neuron interaction circuit for neuromorphic applications
    Ranjbar, Mahnaz
    Amiri, Mahmood
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) : 694 - 706
  • [9] A forecast-based STDP rule suitable for neuromorphic implementation
    Davies, S.
    Galluppi, F.
    Rast, A. D.
    Furber, S. B.
    NEURAL NETWORKS, 2012, 32 : 3 - 14
  • [10] A current-mode conductance-based silicon neuron for Address-Event neuromorphic systems
    Livi, Paolo
    Indiveri, Giacomo
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2898 - +