FPGA-based implementation of steerable parametric loudspeaker using fractional delay filter

被引：18
|
作者：
Wu, Shuaibing
Wu, Ming
Huang, Chenxi
Yang, Jun [1 ]
机构：
[1] Chinese Acad Sci, Inst Acoust, State Key Lab Acoust, Beijing 100190, Peoples R China
来源：
APPLIED ACOUSTICS | 2012年 / 73卷 / 12期
关键词：
Steerable parametric loudspeaker; SSB-WC; FD filter; Continuously variable steering angle;
D O I：
10.1016/j.apacoust.2012.04.013
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
Parametric loudspeaker enables high directivity sound along the radiation direction to be generated by the nonlinear effects of ultrasonic waves in air. Based on the theory of phased array, the beams of parametric loudspeakers can be steered to other directions. In this paper, the Fractional Delay (FD) filter is introduced to generate any arbitrary delay to accurately control the steering angle of the beam. Field Programmable Gate Array (FPGA) is a better choice for the system of steerable parametric loudspeaker due to its strong capability of parallel and real-time processing. The algorithms have been realized easily and quickly by combining the tools of Matlab simulink and DSP Builder. Finally, the validity of the system is verified through comparing the theoretical simulations with the experimental results. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1271 / 1281
页数：11
相关论文
共 50 条
  • [21] FPGA-based implementation of recursive algorithms
    Sklyarov, V
    MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (5-6) : 197 - 211
  • [22] A spherical wave expansion for a steerable parametric array loudspeaker using Zernike polynomials
    Zhong, Jiaxin
    Kirby, Ray
    Karimi, Mahmoud
    Zou, Haishan
    JOURNAL OF THE ACOUSTICAL SOCIETY OF AMERICA, 2022, 152 (04): : 2296 - 2308
  • [23] A Streaming FPGA Implementation of a Steerable Filter for Real-time Applications
    Kestur, Srinidhi
    Dantara, Dharav
    Narayanan, Vijaykrishnan
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 281 - 281
  • [24] Implementation of an FPGA-Based Vision Localization
    Lee, Wen-Yo
    Bo-Jhih, Chen
    Wu, Chieh-Tsai
    Shih, Ching-Long
    Tsai, Ya-Hui
    Fan, Yi-Chih
    Lee, Chiou-Yng
    Chen, Ti-Hung
    GENETIC AND EVOLUTIONARY COMPUTING, VOL II, 2016, 388 : 233 - 242
  • [25] Analysis and Implementation of FPGA-Based Online Parametric Identification Algorithms for Resonant Power Converters
    Jimenez, Oscar
    Lucia, Oscar
    Urriza, Isidro
    Barragan, Luis A.
    Navarro, Denis
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2014, 10 (02) : 1144 - 1153
  • [26] High performance low cost implementation of FPGA-based fractional-order operators
    Jiang, Cindy X.
    Hartley, Tom T.
    Carletta, Joan E.
    PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, VOL 6, PTS A-C, 2005, : 1555 - 1561
  • [27] FPGA-Based Subset Sum Delay Lines
    Wang, Chung-Yun
    Chen, Yu-Yi
    Huang, Jiun-Lang
    Huang, Xuan-Lun
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 287 - 291
  • [28] FPGA-based implementation of a chirp signal generator using an OpenCL design
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 77
  • [29] FPGA-based implementation of deep neural network using stochastic computing
    Nobari, Maedeh
    Jahanirad, Hadi
    APPLIED SOFT COMPUTING, 2023, 137
  • [30] A design for an FPGA-based implementation of Rijndael cipher
    Abdelhalim, MB
    Aslan, HK
    Farouk, H
    ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 897 - 912
12345