FPGA-Based Track Circuit for Railways Using Transmission Encoding

被引:8
作者
Hernandez, Alvaro [1 ]
Carmen Perez, Ma [1 ]
Jesus Garcia, Juan [1 ]
Jimenez, Ana [1 ]
Carlos Garcia, Juan [1 ]
Espinosa, Felipe [1 ]
Mazo, Manuel [1 ]
Urena, Jesus [1 ]
机构
[1] Univ Alcala, Dept Elect, GEINTRA Grp, Alcala De Henares 28806, Spain
关键词
Field-programmable gate array (FPGA) implementation; Kasami code-division multiaccess; rail track circuit; railway traffic control; INTERNAL IMPEDANCE; TRACTION RAILS;
D O I
10.1109/TITS.2011.2170976
中图分类号
TU [建筑科学];
学科分类号
0813 ;
摘要
The current stage of railway transportation systems must deal with increased safety and reliability issues. A key point is improving occupancy track circuit performance and providing them with redundancy, higher noise immunity, and the capability to acquire additional information about the track section involved. This work proposes a novel track circuit based on the encoding of the electrical transmissions with Kasami codes. Track circuit emitters send signals coded with a known sequence that can be identified by the corresponding receivers using correlation techniques; these processes increase immunity to noise and changes in environmental conditions. An appropriate selection of orthogonal sequences for encoding, as well as different carrier frequencies for transmissions, allow simultaneous emissions and receptions without cross interference.
引用
收藏
页码:437 / 448
页数:12
相关论文
共 26 条
[1]  
Akio T, 1997, IEEE VTC P, P1922, DOI 10.1109/VETEC.1997.605893
[2]  
[Anonymous], 1999, HIGH FREQ TRACK CIRC
[3]  
[Anonymous], 2004, 3808032 CYPR SEM COR
[4]  
[Anonymous], 2005, DAV121S101 12 BIT MI
[5]  
[Anonymous], 1995, 033655267 RENFE
[6]  
[Anonymous], 1969, COMBINATIONAL MATH I
[7]  
[Anonymous], 2005, ADCS7476 1MSPS 12 10
[8]  
[Anonymous], 1999, SSEN50126
[9]  
[Anonymous], 2007, SPART 3E FPGA FAM CO
[10]  
Debiolles A., 2006, P 7 WORLD C RAILW RE