MicroSMD - A wafer level chip scale package

被引：20
|
作者：
Kelkar, N [1 ]
Mathew, R [1 ]
Takiar, H [1 ]
Nguyen, L [1 ]
机构：
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
来源：
IEEE TRANSACTIONS ON ADVANCED PACKAGING | 2000年 / 23卷 / 02期
关键词：
chip scale package; CSP assembly; CSP rework; package reliability; wafer level packaging;
D O I：
10.1109/6040.846639
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper outlines National Semiconductor's concept of wafer level chip scale package-also known as microSMD, This new packaging technology has been demonstrated using an 8 I/O package with 0.5 mm bump pitch, and is ideally tailored for low pin count analog and wireless devices. Product extensions to higher pin count (up to 48) are under various stages of qualification. The package construction, process flow, and package reliability are described, together with board level assembly processes and interconnect reliability.
引用
收藏
页码：227 / 232
页数：6
相关论文
共 50 条
  • [1] Sidewall Protection for a Wafer Level Chip Scale Package
    Sun, Peng
    Xu, Chen
    Liu, Jun
    Li, Zhaoqiang
    Cao, Liqiang
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 64 - 68
  • [2] Development of subtractive wafer level chip scale package
    不详
    NEC RESEARCH & DEVELOPMENT, 2001, 42 (02): : 251 - 251
  • [3] Understanding and Controlling Wafer Surface Contamination at Wafer Level Chip Scale Package
    Olalia, Wiljelm Carl K.
    Bongat, Kristine B.
    2017 JOINT INTERNATIONAL SYMPOSIUM ON E-MANUFACTURING AND DESIGN COLLABORATION (EMDC) & SEMICONDUCTOR MANUFACTURING (ISSM), 2017,
  • [4] Wafer Level Chip Scale Package Copper Pillar Probing
    Chen, Hao
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [5] Ultra thin hermetic wafer level, chip scale package
    Shiv, L.
    Heschel, M.
    Korth, H.
    Weichel, S.
    Hauffe, R.
    Kilian, A.
    Semak, B.
    Houlberg, M.
    Egginton, P.
    Hase, A.
    Kuhmann, J.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1122 - +
  • [6] Novel Adaptive Probing for Wafer Level Chip Scale Package
    Lee, Mincent
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    2015 Joint e-Manufacturing and Design Collaboration Symposium (eMDC) & 2015 International Symposium on Semiconductor Manufacturing (ISSM), 2015,
  • [7] Flip chip wafer level packaging of a flexible chip scale package (CSP)
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 555 - 562
  • [8] Fan-Out Wafer Level Chip Scale Package Testing
    Chen, Hao
    Lin, Hung-Chih
    Wang, Min-Jer
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 84 - 89
  • [9] Modeling for Critical Design and Performance of Wafer Level Chip Scale Package
    Liu, Yong
    Qian, Qiuxiao
    Ring, Matt
    Kim, Jihwan
    Kinzer, Dan
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1174 - 1182
  • [10] Innovative Solution for Analyzing Wafer-Level Chip Scale Package
    Jimenez, Benedict
    Lupena, Francis Nikolai
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
12345