An automated design flow for 3D microarchitecture evaluation*

被引:18
作者
Cong, Jason [1 ]
Jagannathan, Ashok [1 ]
Ma, Yuchun [1 ,2 ]
Reinman, Glenn [1 ]
Wei, Jie [1 ]
Zhang, Yan [1 ]
机构
[1] Univ Calif Los Angeles, Los Angeles, CA 90095 USA
[2] Tsinghua Univ, Beijing, Peoples R China
来源
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS | 2006年
基金
美国国家科学基金会;
关键词
D O I
10.1109/ASPDAC.2006.1594713
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Although the emerging three-dimensional integration technology can significantly reduce interconnect delay, chip area, and power dissipation in nanometer technologies, its impact on overall system performance is still poorly understood due to the lack of tools and systematic flows to evaluate 3D microarchitectural designs. The contribution of this paper is the development of MEVA-3D, an automated physical design and architecture performance estimation flow for 3D architectural evaluation which includes 3D floorplanning, routing, interconnect pipelining and automated thermal via insertion, and associated die size, performance, and thermal modeling capabilities. We apply this flow to a simple, out-of-order superscalar microprocessor to evaluate the performance and thermal behavior in 2D and 3D designs, and demonstrate the value of MEVA-3D in providing quantitative evaluation results to guide 3D architecture designs. In particular, we show that it is feasible to manage thermal challenges with a combination of thermal vias and double-sided heat sinks, and report modest system performance gains in 3D designs for these simple test examples.
引用
收藏
页码:384 / 389
页数:6
相关论文
共 25 条
[1]   3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].
Banerjee, K ;
Souri, SJ ;
Kapur, P ;
Saraswat, KC .
PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633
[2]   3D processing technology and its impact on iA32 microprocessors [J].
Black, B ;
Nelson, DW ;
Webb, C ;
Samra, N .
IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, :316-318
[3]  
BORCH E, 2002, P 8 INT S HIGH PERF
[4]  
BROOKS D, 2000, P INT S COMP ARCH JU
[5]  
BURGER D, 1997, CSTR971342 U WISC
[6]  
CHIANG TY, 2001, IEDM, P681
[7]  
Cong J., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P507, DOI 10.1109/DAC.1999.781368
[8]  
CONG J, 2004, P IEEE INT C COMP AI
[9]   Thermal-driven multilevel routing for 3-D ICs [J].
Cong, Jason ;
Zhang, Yan .
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, :121-126
[10]  
Das S, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P53, DOI 10.1109/ASPDAC.2003.1194993