High Performance FPGA-oriented Mersenne Twister Uniform Random Number Generator

被引：8

作者：

Echeverria, Pedro ^{[1
]}

Lopez-Vallejo, Marisa ^{[1
]}

机构：

[1] Univ Politecn Madrid, Dept Elect Engn, E-28040 Madrid, Spain

来源：

JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2013年 / 71卷 / 02期

关键词：

Mersenne-Twister URNG; FPGA; Monte Carlo;

D O I：

10.1007/s11265-012-0684-4

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Mersenne Twister (MT) uniform random number generators are key cores for hardware acceleration of Monte Carlo simulations. In this work, two different architectures are studied: besides the classical table-based architecture, a different architecture based on a circular buffer and especially targeting FPGAs is proposed. A 30% performance improvement has been obtained when compared to the fastest previous work. The applicability of the proposed MT architectures has been proven in a high performance Gaussian RNG.

引用

页码：105 / 109

页数：5

共 8 条

[1]

Chandrasekaran S, 2008, DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, P482, DOI 10.1109/DELTA.2008.113

[2]

ECHEVERRIA P, 2007, 50 MIDW S CIRC SYST, P871

[3]

Jin QW, 2009, I C FIELD PROG LOGIC, P73, DOI 10.1109/FPL.2009.5272549

[4] Maximally equidistributed combined Tausworthe generators [J].

LEcuyer, P .

MATHEMATICS OF COMPUTATION, 1996, 65 (213) :203-213

[5]

Matsumoto M., 1998, ACM Transactions on Modeling and Computer Simulation, V8, P3, DOI 10.1145/272991.272995

[6]

Sriram V., 2006, INT C ENG REC SYST A, P244

[7] High quality uniform random number generation using LUT optimised state-transition matrices [J].

Thomas, David B. ;

Luk, Wayne .

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (01) :77-92

[8] Mersenne Twister Random Number Generation on FPGA, CPU and GPU [J].

Tian, Xiang ;

Benkrid, Khaled .

PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, :460-464

← 1 →