A new design partitioning approach for low power high-level synthesis

被引：0

作者：

Rettberg, A ^{[1
]}

Rammig, FJ

机构：

[1] Paderborn Univ, C LAB, Paderborn, Germany

[2] Paderborn Univ, Heinz Nixdorf Inst, Paderborn, Germany

来源：

DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS | 2006年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The optimization of power consumption at a very high design level is a critical step towards a power-efficient digital system design. The increasing usage of battery-powered and often wireless portable systems is driving the demand for IC and SoC devices consuming the smallest possible amount of power. The aim of the method presented in this paper is to integrate low power methods within the scheduling process of the High-Level Synthesis by defining partitions. Starting from an Controlled-Data-Flow-Graph (CDFG) the proposed method uses standard scheduling techniques and path analysis on the graph to identify regions that can be combined to partitions. Each partition has a controlled activation or deactivation mechanism. That mean, the partition can be switched off when it is not used. As an example design, a part of the MPEG-2 algorithm is used.

引用

页码：143 / +

页数：2

共 50 条

[1] A thread partitioning algorithm in low power high-level synthesis
Uchida, J
Togawa, N
Yanagisawa, M
Ohtsuki, T
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 74 - 79
[2] High-level synthesis for low-power design
School of Electrical and Computer Engineering, Cornell University, Ithaca
NY, United States
不详
IL, United States
IPSJ Trans. Syst. LSI Des. Methodol., (12-25):
[3] High-level synthesis for low power
Macii, E
LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS, 1997, 337 : 381 - 393
[4] Adopting High-level Synthesis Approach to Accelerate Power Management Design
Jelemenska, Katarina
Macko, Dominik
2018 7TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO) (ICRITO), 2018, : 124 - 130
[5] Low Power Methodology for an ASIC design flow based on High-Level Synthesis
Bin Muslim, Fahad
Qamar, Affaq
Lavagno, Luciano
2015 23RD INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS (SOFTCOM), 2015, : 11 - 15
[6] High-level low power FPGA design methodology
Wolff, FG
Knieser, MJ
Weyer, DJ
Papachristou, CA
PROCEEDINGS OF THE IEEE 2000 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE: ENGINEERING TOMORROW, 2000, : 554 - 559
[7] Bus optimization for low power in high-level synthesis
Hong, S
Kim, T
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 1 - 17
[8] Integration of low power analysis into high-level synthesis
Rettberg, A
Kleinjohann, B
Rammig, FJ
DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS, 2002, 91 : 195 - 204
[9] Interconnect driven low power high-level synthesis
Stammermann, A
Helms, D
Schulte, M
Schulz, A
Nebel, W
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 131 - 140
[10] High-Level Low-Power System Design Optimization
Pursley, David
Yeh, Tung-Hua
2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,

← 1 2 3 4 5 →