TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier

被引:96
作者
Vahdat, Shaghayegh [1 ]
Kamal, Mehdi [1 ]
Afzali-Kusha, Ali [1 ]
Pedram, Massoud [2 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 1439957131, Iran
[2] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90007 USA
关键词
Accuracy configurable; approximate multiplier; area efficient; low energy; scalable; truncating; LOW-POWER; DESIGN; IMPLEMENTATION; COMPRESSORS;
D O I
10.1109/TVLSI.2018.2890712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A scalable approximate multiplier, called truncation-and rounding-based scalable approximate multiplier (TOSAM) is presented, which reduces the number of partial products by truncating each of the input operands based on their leading one-bit position. In the proposed design, multiplication is performed by shift, add, and small fixed-width multiplication operations resulting in large improvements in the energy consumption and area occupation compared to those of the exact multiplier. To improve the total accuracy, input operands of the multiplication part are rounded to the nearest odd number. Because input operands are truncated based on their leading one-bit positions, the accuracy becomes weakly dependent on the width of the input operands and the multiplier becomes scalable. Higher improvements in design parameters (e.g., area and energy consumption) can be achieved as the input operand widths increase. To evaluate the efficiency of the proposed approximate multiplier, its design parameters are compared with those of an exact multiplier and some other recently proposed approximate multipliers. Results reveal that the proposed approximate multiplier with a mean absolute relative error in the range of 11%-0.3% improves delay, area, and energy consumption up to 41%, 90%, and 98%, respectively, compared to those of the exact multiplier. It also outperforms other approximate multipliers in terms of speed, area, and energy consumption. The proposed approximate multiplier has an almost Gaussian error distribution with a near-zero mean value. We exploit it in the structure of a JPEG encoder, sharpening, and classification applications. The results indicate that the quality degradation of the output is negligible. In addition, we suggest an accuracy configurable TOSAM where the energy consumption of the multiplication operation can be adjusted based on the minimum required accuracy.
引用
收藏
页码:1161 / 1173
页数:13
相关论文
共 29 条
[1]   CMOS VLSI implementation of a low-power logarithmic converter [J].
Abed, KH ;
Siferd, RE .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (11) :1421-1433
[2]   Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers [J].
Akbari, Omid ;
Kamal, Mehdi ;
Afzali-Kusha, Ali ;
Pedram, Massoud .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) :1352-1361
[3]   A Novel Heterogeneous Approximate Multiplier for Low Power and High Performance [J].
Alouani, Ihsen ;
Ahangari, Hamzeh ;
Ozturk, Ozcan ;
Niar, Smail .
IEEE EMBEDDED SYSTEMS LETTERS, 2018, 10 (02) :45-48
[4]  
[Anonymous], 19 IEEE INT ON LIN T
[5]  
[Anonymous], THESIS
[6]  
[Anonymous], 2017, 2017 IEEE INT S CIRC
[7]   An Iterative Mitchell's Algorithm Based Multiplier [J].
Babic, Zdenka ;
Avramovic, Aleksej ;
Bulic, Patricio .
ISSPIT: 8TH IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, 2008, :303-+
[8]   COMPUTATION OF BASE 2 LOGARITHM OF BINARY NUMBERS [J].
COMBET, M ;
VANZONNE.H ;
VERBEEK, L .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (06) :863-&
[9]   Approximate Multipliers Based on New Approximate Compressors [J].
Esposito, Darjn ;
Strollo, Antonio Giuseppe Maria ;
Napoli, Ettore ;
De Caro, Davide ;
Petra, Nicola .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (12) :4169-4182
[10]   Multipliers With Approximate 4-2 Compressors and Error Recovery Modules [J].
Ha, Minho ;
Lee, Sunggu .
IEEE EMBEDDED SYSTEMS LETTERS, 2018, 10 (01) :6-9