A Novel High-Speed Low-Power Binary Signed-Digit Adder

被引：0

作者：

Timarchi, Somayeh ^{[1
]}

Ghayour, Parham ^{[1
]}

Shahbahrami, Asadollah ^{[2
]}

机构：

[1] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran, Iran

[2] Univ Guilan, Dept Comp Engn, Rasht, Iran

来源：

2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS) | 2012年

关键词：

Redundant addition; binary signed digit number system; high-speed low-power arithmetic; FPGA; VLSI;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Addition is one of the most important arithmetic operations in digital computation. Optimization of adders' speed, power, and area is a challenging task. To this end, redundant number system has been proposed in the literatures. In this paper, we propose a new redundant binary signed-digit adder that not only utilizes specific encoding for the input operands, but also uses a new efficient adder structure. Using this technique we can generate low power signed digit adders that perform fast additions. The comparisons show delay, power and area reduction both on FPGA and Synopsys Design Vision tool.

引用

页码：70 / 74

页数：5

共 50 条

[11] Stochastic Computing for Low-Power and High-Speed Deep Learning on FPGA
Lammie, Corey
Azghadi, Mostafa Rahimi
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[12] Area-time efficient sign detection technique for binary signed-digit number system
Srikanthan, T
Lam, SK
Suman, M
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (01) : 69 - 72
[13] Design of high-performance low-power full adder
Nehru, K.
Shanmugam, A.
INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2014, 49 (02) : 134 - 140
[14] A High-Speed Well Logging Telemetry System Based on Low-Power FPGA
Zhao, Hongwei
Song, Kezhu
Li, Kehan
Wu, Chuan
Chen, Zhuo
IEEE ACCESS, 2021, 9 : 8178 - 8191
[15] A High-Speed and Low-Power DSP-Based TRNG for FPGA Implementations
Frustaci, Fabio
Spagnolo, Fanny
Corsonello, Pasquale
Perri, Stefania
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (12) : 4964 - 4968
[16] 1.5V HIGH-SPEED LOW-POWER CMOS CURRENT SENSE AMPLIFIER
YEO, KS
ROFAIL, SS
ELECTRONICS LETTERS, 1995, 31 (23) : 1991 - 1993
[17] A high-speed energy-efficient 64-bit reconfigurable binary adder
Perri, S
Corsonello, P
Cocorullo, G
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 939 - 943
[18] Double-edge-triggered address pointer for low-power high-speed FIFO memories
Wang, H
Liu, PC
ELECTRONICS LETTERS, 1997, 33 (05) : 387 - 389
[19] Designing a Fine-Tuning Tool for Machine Learning with High-Speed and Low-Power Processing
Sato, Tomoaki
Chivapreecha, Sorawat
Higuchi, Kohji
Moungnoul, Phichet
2018 18TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2018, : 204 - 207
[20] High-speed low-power very-large-scale integration architecture for dual-standard deblocking filter
Srinivasarao, Batta Kota Naga
Chakrabarti, Indrajit
Ahmad, Mohammad Nawaz
IET CIRCUITS DEVICES & SYSTEMS, 2015, 9 (05) : 377 - 383

← 1 2 3 4 5 →