Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through Arithmetic Transform

被引:0
作者
Pang, Yu [1 ]
Radecka, Kataryna [1 ]
机构
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2A7, Canada
来源
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年
关键词
DSP circuit synthesis; Taylor Series; error analysis; optimization;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We consider synthesis of arithmetic DSP circuits with finite precision fixed-point operations. The aim is to choose the lowest cost implementation that matches a real-valued specification within the allowed imprecision. Starting from Taylor Series or real-valued polynomials, we demonstrate first a method to obtain satisfying implementations that uses intermediate Arithmetic Transform polynomials as an analytical apparatus suitable to precision analysis for both the quantization (bit-width) and approximation sources of imprecision. We then derive the precision optimization algorithm that explores multiple precision parameters in a branch-and-bound search.
引用
收藏
页码:397 / 402
页数:6
相关论文
共 13 条
[1]   A methodology and design environment for DSP ASIC fixed point refinement [J].
Cmar, R ;
Rijnders, L ;
Schaumont, P ;
Vernalde, S ;
Bolsens, I .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, :271-276
[2]   Wordlength optimization for linear digital signal processing [J].
Constantinides, GA ;
Chung, PYK ;
Luk, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (10) :1432-1442
[3]  
de Figueiredo L., 1997, BRAZILIAN MATH C MON
[4]   Unifying bit-width optimisation for fixed-point and floating-point designs [J].
Gaffar, AA ;
Mencer, O ;
Luk, W ;
Cheung, PYK .
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, :79-88
[5]  
Kim S, 1998, IEEE T CIRC SYST VID, V8, P935
[6]   Combined word-length optimization and high-level synthesis of digital signal processing systems [J].
Kum, KI ;
Sung, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (08) :921-930
[7]   Accuracy-guaranteed bit-width optimization [J].
Lee, Dong-U. ;
Gaffar, Altaf Abdul ;
Cheung, Ray C. C. ;
Mencer, Oskar ;
Luk, Wayne ;
Constantinides, George A. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) :1990-2000
[8]   Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAS [J].
Nayak, A ;
Haldar, M ;
Choudhary, A ;
Banerjee, P .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :722-728
[9]   Arithmetic transforms of imprecise datapaths by Taylor series conversion [J].
Pang, Yu ;
Radecka, Katarzyna ;
Zilic, Zeljko .
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, :696-+
[10]  
Shi CC, 2004, DES AUT CON, P478