An Energy-Efficient Mixed-Signal Parallel Multiply-Accumulate (MAC) Engine Based on Stochastic Computing

被引:0
作者
Zhang, Xinyue
Song, Jiahao
Wang, Yuan [1 ]
Zhang, Yawen
Zhang, Zuodong
Wang, Runsheng
Huang, Ru
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2019年
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Convolutional neural networks (CNN) have achieved excellent performance on various tasks, but deploying CNN to edge is constrained by the high energy consumption of convolution operation. Stochastic computing (SC) is an attractive paradigm which performs arithmetic operations with simple logic gates and low hardware cost. This paper presents an energy-efficient mixed-signal multiply-accumulate (MAC) engine based on SC. A parallel architecture is adopted in this work to solve the latency problem of SC. The simulation results show that the overall energy consumption of our design is 5.03pJ per 26-input MAC operation under 28nm CMOS technology.
引用
收藏
页数:4
相关论文
共 14 条
[1]  
[Anonymous], 2016, P 35 INT C COMP AID
[2]  
[Anonymous], 2016, P DES AUT C DAC
[3]   Passive charge redistribution digital-to-analogue multiplier [J].
Bankman, D. ;
Murmann, B. .
ELECTRONICS LETTERS, 2015, 51 (05) :387-388
[4]  
Bankman D, 2018, ISSCC DIG TECH PAP I, P222, DOI 10.1109/ISSCC.2018.8310264
[5]  
Bankman D, 2016, IEEE ASIAN SOLID STA, P21, DOI 10.1109/ASSCC.2016.7844125
[6]  
Djemouai A, 2000, ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, P116, DOI 10.1109/ICECS.2000.911498
[7]   A 7.92 Gb/s 437.2 mW Stochastic LDPC Decoder Chip for IEEE 802.15.3c Applications [J].
Lee, Xin-Ru ;
Chen, Chih-Lung ;
Chang, Hsie-Chia ;
Lee, Chen-Yi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (02) :507-516
[8]  
Osheroff P, 2016, IEEE INT SYMP CIRC S, P89, DOI 10.1109/ISCAS.2016.7527177
[9]   A CMOS integrated linear voltage-to-pulse-delay-time converter for time based analog-to-digital converters [J].
Pekau, Holly ;
Yousif, Abdel ;
Haslett, James W. .
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, :2373-2376
[10]   Efficient Processing of Deep Neural Networks: A Tutorial and Survey [J].
Sze, Vivienne ;
Chen, Yu-Hsin ;
Yang, Tien-Ju ;
Emer, Joel S. .
PROCEEDINGS OF THE IEEE, 2017, 105 (12) :2295-2329