ConGen: An Application Specific DRAM Memory Controller Generator

被引:18
作者
Jung, Matthias [1 ]
Mathew, Deepak M. [1 ]
Weis, Christian [1 ]
Wehn, Norbert [1 ]
Heinrich, Irene [2 ]
Natale, Marco V. [2 ]
Krumke, Sven O. [2 ]
机构
[1] Univ Kaiserslautern, Microelect Syst Design Res Grp, D-67663 Kaiserslautern, Germany
[2] Univ Kaiserslautern, Optimizat Res Grp, D-67663 Kaiserslautern, Germany
来源
MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS | 2016年
关键词
Application Specific Memory Controller; DRAM; Address Mapping; Optimization; Graph Theory; Combinatorics;
D O I
10.1145/2989081.2989131
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing gap between the bandwidth requirements of modern Systems on Chip (SoC) and the I/O data rate delivered by Dynamic Random Access Memory (DRAM), known as the Memory Wall, limits the performance of today's data intensive applications. General purpose memory controllers use online scheduling techniques in order to increase the memory bandwidth. Due to a limited buffer depth they only have a local view on the executed application. However, numerous applications possess regular or fixed memory access patterns, which are not yet exploited to overcome the memory wall. In this paper, we present a holistic methodology to generate an Application Specific Memory Controller (ASMC), which has a global view on the application and utilizes application knowledge to decrease the energy and increase the bandwidth. To generate an ASMC we analyze the DRAM access pattern of the application offline and generate a custom address mapping by solving a combinatorial sequence partitioning problem.
引用
收藏
页码:257 / 267
页数:11
相关论文
共 37 条
[1]  
Akin Berkin., 2014, High Performance Extreme Computing Conference (HPEC), 2014 IEEE, P1
[2]  
[Anonymous], 2018, Graph theory
[3]  
[Anonymous], 2006, J ARTIFICIAL INTELLI
[4]  
Ausavarungnirun R, 2012, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA.2012.6237036
[5]  
Azar E. R, 2016, ISARC P INT S AUT RO, P1
[6]  
Bayliss S, 2011, LECT NOTES COMPUT SC, V6578, P41, DOI 10.1007/978-3-642-19475-7_6
[7]  
Bojnordi MN, 2012, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2012.6237002
[8]  
Bondy J., 2008, GRADUATE TEXTS MATH
[9]  
Cadence Inc, 2014, CAD DEN DDR MEM IP
[10]   Impulse: Building a smarter memory controller [J].
Carter, J ;
Hsieh, W ;
Stoller, L ;
Swanson, M ;
Zhang, LX ;
Brunvand, E ;
Davis, A ;
Kuo, CC ;
Kuramkote, R ;
Parker, M ;
Schaelicke, L ;
Tateyama, T .
FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, :70-79