Hybrid DDS-PLL Frequency Synthesizer with Reference Clock Modulation

被引：2

作者：

Sajic, S. ^{[1
]}

Maletic, N. ^{[1
]}

Sunjevaric, M. ^{[2
]}

Todorovic, B. M. ^{[2
]}

机构：

[1] Univ Banja Luka, Fac Elect Engn, Banja Luka, Bosnia & Herceg

[2] Inst Comp Based Syst, RT RK, Novi Sad, Serbia

来源：

FREQUENZ | 2013年 / 67卷 / 7-8期

关键词：

DDS; modulation; PLL; reference clock; synthesizer;

D O I：

10.1515/freq-2012-0114

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A scheme of frequency synthesizer with radio frequency modulation using reference clock is proposed, implemented and tested. The synthesizer is based on direct digital synthesis (DDS) and phase locked loop (PLL). The proposed hybrid scheme offers a new approach in frequency modulation of the DDS output signal by modulating the signal used as a reference clock for DDS. The results of measurement confirm a high performance of the proposed scheme.

引用

页码：233 / 236

页数：4

共 9 条

[1] Phase shifter based on DDS-driven offset-PLL
Avitabile, G.
Cannone, F.
Vania, A.
[J]. ELECTRONICS LETTERS, 2006, 42 (25) : 1438 - 1439
[2] Best R. E., 2003, PHASE LOCKED LOOP DE
[3] A DDS-based PLL for 2.4-GHz frequency synthesis
Bonfanti, A
Amorosa, F
Samori, C
Lacaita, AL
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (12) : 1007 - 1010
[4] Brennan P. V., 2003, ELECTRON LETT, V43, P2197
[5] Kroupa V., 1998, Direct Digital Frequency Synthesizers
[6] Li Y., 2009, ICEMI, V2, P689
[7] Mu Xuehua, 2011, Proceedings of the 2011 IEEE CIE International Conference on Radar (Radar), P1251, DOI 10.1109/CIE-Radar.2011.6159783
[8] Vankka J., 2001, Direct digital synthesizers: theory, design and applications
[9] A fast-settling frequency-presetting PLL frequency synthesizer with process variation compensation and spur reduction
Yan Xiaozhou
Kuang Xiaofei
Wu Nanjian
[J]. JOURNAL OF SEMICONDUCTORS, 2009, 30 (04)

← 1 →