共 9 条
[1]
Integration of a 3 level Cu-SiO2 air gap interconnect for sub 0.1 micron CMOS technologies
[J].
PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE,
2001,
:298-300
[3]
Multi-Level Air Gap Integration for 32/22nm nodes using a Spin-on Thermal Degradable Polymer and a SiOC CVD Hard Mask
[J].
PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE,
2007,
:61-+
[5]
Air gap integration for the 45nm node and beyond
[J].
PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE,
2005,
:240-242
[7]
Self-aligned multi-level air gap integration
[J].
MICROELECTRONIC ENGINEERING,
2006, 83 (11-12)
:2150-2154
[8]
Humbert A, 2006, MATER RES SOC SYMP P, V914, P259