Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits

被引:0
作者
Wille, Robert [1 ]
Soeken, Mathias [1 ,2 ]
Przigoda, Nils [1 ]
Drechsler, Rolf [1 ,2 ]
机构
[1] Univ Bremen, Inst Comp Sci, D-28359 Bremen, Germany
[2] DFKI GmbH, Cyber Phys Syst, D-28359 Bremen, Germany
关键词
LOGIC; ALGORITHM; GATES;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Synthesis of reversible circuits has emerged as an important research area. Applications in the domain of quantum computation and low-power design benefit directly from the achieved improvements. Besides heuristic methods, also exact synthesis received significant attention. Here, circuits realizing the desired functions e.g. with a minimal number of gates are determined. However, only Toffoli gates with positive control lines have been considered so far. In this paper, we study the effect of negative control lines on the exact synthesis of reversible circuits. For this purpose, we extend an existing approach so that the larger degree of freedom is considered. Through experimental evaluations, the precise effect of negative control lines on the minimal circuit sizes for reversible functions is investigated. Furthermore, we also evaluate the effect of this on the respective run-times. In fact, we can observe that, although the search space theoretically increases, minimal circuits sometimes can be generated even faster than without the explicit consideration of negative control lines.
引用
收藏
页码:627 / 640
页数:14
相关论文
共 23 条
[1]   ELEMENTARY GATES FOR QUANTUM COMPUTATION [J].
BARENCO, A ;
BENNETT, CH ;
CLEVE, R ;
DIVINCENZO, DP ;
MARGOLUS, N ;
SHOR, P ;
SLEATOR, T ;
SMOLIN, JA ;
WEINFURTER, H .
PHYSICAL REVIEW A, 1995, 52 (05) :3457-3467
[2]  
Chuang I. N., 2000, Quantum Computation and Quantum Information
[3]  
Cook S. A., 1971, Proceedings of the 3rd annual ACM symposium on theory of computing, P151
[4]   A reversible carry-look-ahead adder using control gates [J].
Desoete, B ;
De Vos, A .
INTEGRATION-THE VLSI JOURNAL, 2002, 33 (1-2) :89-104
[5]   An extensible SAT-solver [J].
Eén, N ;
Sörensson, N .
THEORY AND APPLICATIONS OF SATISFIABILITY TESTING, 2004, 2919 :502-518
[6]   Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares [J].
Grosse, Daniel ;
Wille, Robert ;
Dueck, Gerhard W. ;
Drechsler, Rolf .
38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, :214-219
[7]   Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques [J].
Grosse, Daniel ;
Wille, Robert ;
Dueck, Gerhard W. ;
Drechsler, Rolf .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) :703-715
[8]   An algorithm for synthesis of reversible logic circuits [J].
Gupta, Pallav ;
Agrawal, Abhinav ;
Jha, Niraj K. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) :2317-2330
[9]   Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis [J].
Hung, William N. N. ;
Song, Xiaoyu ;
Yang, Guowu ;
Yang, Jin ;
Perkowski, Marek .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (09) :1652-1663
[10]  
Miller DM, 2003, DES AUT CON, P318