An Integrated Switching DC-DC Converter With Dual-Mode Pulse-Train/PWM Control

被引:40
作者
Luo, Feng [1 ]
Ma, Dongsheng [1 ]
机构
[1] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA
基金
美国国家科学基金会;
关键词
Integrated switching converter; pulse-train (PT) control; pulsewidth modulation (PWM) control; ripple voltage; transient response;
D O I
10.1109/TCSII.2008.2011609
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents an integrated switching converter with a dual-mode control scheme. A pulse-train (PT) control employing a combination of four pulse control patterns is proposed to achieve optimal regulation performance under various operation scenarios. Meanwhile, a high-frequency pulsewidth modulation (PWM) control is adopted to ensure low output ripples and avoid digital limit cycling in steady state. The converter was fabricated with a 0.35-mu m digital CMOS n-well process. The entire die area, including the on-chip pads and power devices, is 1.31 mm(2). Experimental results show that, in the steady state, the output voltage is well regulated at 1.5 V with +/- 12.5.mV ripples in the PWM mode. The measured maximum efficiency is 91%, and the efficiency stays above 70% within the entire 500.mW power range. In transient measurements, with a 100% load step change from 50 to 100 mA, the output voltage of the converter settles within 345 ns due to the fast response of the PT control, with a maximum voltage variation of 164 mV. The converter functions well when the input supply voltage frequently varies between 2.2 and 3.3 V, with a line regulation of 29.1 mV/V.
引用
收藏
页码:152 / 156
页数:5
相关论文
共 11 条
[1]  
Erickson R.W., 2007, Fundamentals of Power Electronics, P1
[2]   Pulse regulation control technique for flyback converter [J].
Ferdowsi, M ;
Emadi, A ;
Telefus, M ;
Davis, C .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (04) :798-805
[3]  
*INT CORP, 2002, VRM 9 0 DC DC CONV D
[4]   Analysis of subharmonic oscillation of fixed-frequency current-programming switch mode power converters [J].
Ki, WH .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (01) :104-108
[5]   Signal flow graph in loop gain analysis of DC-DC PWM CCM switching converters [J].
Ki, WH .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (06) :644-655
[6]   An integrated switching power converter with a hybrid pulse-train/PWM control [J].
Luo, Feng ;
Ma, Dongsheng .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :305-308
[7]   An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction [J].
Ma, DS ;
Ki, WH ;
Tsui, CY .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :140-149
[8]   A pseudo-CCM/DCM SIMO switching converter with freewheel switching [J].
Ma, DS ;
Ki, WH ;
Tsui, CY .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) :1007-1014
[9]   Quantization resolution and limit cycling in digitally controlled PWM converters [J].
Peterchev, AV ;
Sanders, SR .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :301-308
[10]  
SONG M, 2007, P IEEE INT S LOW POW, P286