A light-weight cooperative multi-threading with hardware supported thread-management on an embedded multi-processor system

被引:0
|
作者
Lai, Bo-Cheng Charles [1 ]
Schaumont, Patrick [1 ]
Verbauwhede, Ingrid [1 ]
机构
[1] Univ Calif Los Angeles, EE Dept, Los Angeles, CA 90095 USA
来源
2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2 | 2005年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a light-weight cooperative multi-threading programming model for an embedded multiprocessor system. The synchronization between different threads is obtained by a test-and-set-lock. Each processor needs to acquire the lock before accessing shared resources. To reduce the overhead of software thread-management, a hardware thread-queue manager is added to maintain the stack pointer for each thread. This reduces off-chip memory accesses during context switches. The whole multi-processor system, including software stack and hardware architecture, is evaluated with a cycle-accurate simulation platform. With a data-flow-based image encoder as the driver application, the multi-processor system with hardware thread-queue manager achieves 9.5% performance speedup compared to a pure software thread-queue manager.
引用
收藏
页码:1647 / 1651
页数:5
相关论文
共 30 条
  • [1] Dynamic Management of Hardware Multi-threading for Network Processors
    Qi, Yue
    Luo, XinQiang
    Wang, Qin
    CEIS 2011, 2011, 15
  • [2] System performance enhancement with thread suspension for simultaneous multi-threading processors
    Wang W.
    Lin W.-M.
    International Journal of Computers and Applications, 2020, 42 (08) : 774 - 786
  • [3] A hardware operating system kernel for multi-processor systems
    Park, Sanggyu
    Hong, Do-Sun
    Chae, Soo-Ik
    IEICE ELECTRONICS EXPRESS, 2008, 5 (09) : 296 - 302
  • [4] A light-weight multi-task scheduling model for embedded system
    Gao, Hongjiang
    Zhang, Fuzeng
    Liu, Qiming
    Hu, Ning
    Qin, Zheng
    GENERAL SYSTEM AND CONTROL SYSTEM, VOL I, 2007, : 210 - 213
  • [5] Reliability aware throughput management of chip multi-processor architecture via thread migration
    Pouyan, Fatemeh
    Azarpeyvand, Ali
    Safari, Saeed
    Fakhraie, Sied Mehdi
    JOURNAL OF SUPERCOMPUTING, 2016, 72 (04): : 1363 - 1380
  • [6] Reliability aware throughput management of chip multi-processor architecture via thread migration
    Fatemeh Pouyan
    Ali Azarpeyvand
    Saeed Safari
    Sied Mehdi Fakhraie
    The Journal of Supercomputing, 2016, 72 : 1363 - 1380
  • [7] Time Synchronization for an Asynchronous Embedded CAN Network on a Multi-Processor System on Chip
    Breaban, Gabriela
    Stuijk, Sander
    Goossens, Kees
    2017 IEEE INTERNATIONAL SYMPOSIUM ON PRECISION CLOCK SYNCHRONIZATION FOR MEASUREMENT, CONTROL, AND COMMUNICATION (ISPCS), 2017, : 18 - 23
  • [8] Design space exploration algorithm for heterogeneous multi-processor embedded system design
    Karkowski, I
    Corporaal, H
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 82 - 87
  • [9] Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms
    Sirkunan, Jeevan
    Ooi, Chia Yee
    Shaikh-Husin, N.
    Hau, Yuan Wen
    Marsono, M. N.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 73 : 42 - 52
  • [10] Arduino-based IDE for Embedded Multi-processor System-on-Chip
    Halim, Dareen K.
    Ming, Tang Chong
    Song, Ng Mow
    Hartono, Dicky
    PROCEEDINGS OF 2019 5TH INTERNATIONAL CONFERENCE ON NEW MEDIA STUDIES (CONMEDIA 2019), 2019, : 135 - 138