Exact design of continuous-time sigma-delta modulators with multiple feedback DACs

被引：0

作者：

Belotti, Oscar ^{[1
]}

Bonizzoni, Edoardo ^{[1
]}

Maloberti, Franco ^{[1
]}

机构：

[1] Univ Pavia, Dept Ind & Informat Engn, I-27100 Pavia, Italy

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2012年 / 73卷 / 01期

关键词：

Analog to digital conversion; Sigma delta modulation; Continuous-time systems; Sampled data systems;

D O I：

10.1007/s10470-012-9866-z

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A technique for the exact design of the noise transfer function of Continuous-Time (CT) Sigma-Delta modulators with arbitrary and multiple DAC responses and real op-amps is here presented. The approach, that presupposes linear behavior of active blocks, produces a CT modulator with the same noise shaping as its Discrete-Time counterpart. The method operates entirely in the time domain and accounts for non-idealities of real implementations such as finite gain and bandwidth of integrators. The procedure can be effectively implemented with circuit simulators to allow the exact design with transistor level blocks. A design example on a third-order scheme confirms the effectiveness of the method.

引用

页码：255 / 264

页数：10

共 50 条

[31] Design techniques for high-resolution current-mode sigma-delta modulators
Moeneclaey, N
Kaiser, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) : 953 - 958
[32] EFFICIENT DITHERING OF SIGMA-DELTA MODULATORS WITH ADAPTIVE BIT FLIPPING
MAGRATH, AJ
SANDLER, MB
ELECTRONICS LETTERS, 1995, 31 (11) : 846 - 847
[33] Continuous-time ΔΣ modulators using distributed resonators
Kaplan, TS
Jensen, JF
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) : 2397 - 2403
[34] Analysis and design of single-bit sigma-delta modulators using the theory of sliding modes
Yu, SH
IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2006, 14 (02) : 336 - 345
[35] Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators
Ferragina, V
Fornasari, A
Gatti, U
Malcovati, P
Maloberti, F
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (12) : 2365 - 2373
[36] A Different View of Sigma-Delta Modulators Under the Lens of Pulse Frequency Modulation [Feature]
Medina, Victor
Rombouts, Pieter
Hernandez-Corporales, Luis
IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2024, 24 (02) : 80 - 97
[37] Top-down design methodology of a multi-bit continuous-time delta–sigma modulator
A. Mariano
D. Dallet
Y. Deval
J.-B. Bégueret
Analog Integrated Circuits and Signal Processing, 2009, 60 : 145 - 153
[38] Efficient Calibration of Feedback DAC in Delta Sigma Modulators
Shakya, Jyotindra R.
Temes, Gabor C.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (05) : 826 - 830
[39] Multirate Downsampling Hybrid CT/DT Cascade Sigma-Delta Modulators
Gerardo Garcia-Sanchez, J.
de la Rosa, Jose M.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (02) : 285 - 294
[40] A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC
Cho, Je-Kwang
Woo, Sunsik
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1742 - 1755

← 1 2 3 4 5 →