Exact design of continuous-time sigma-delta modulators with multiple feedback DACs

被引：0
|
作者：
Belotti, Oscar [1 ]
Bonizzoni, Edoardo [1 ]
Maloberti, Franco [1 ]
机构：
[1] Univ Pavia, Dept Ind & Informat Engn, I-27100 Pavia, Italy
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2012年 / 73卷 / 01期
关键词：
Analog to digital conversion; Sigma delta modulation; Continuous-time systems; Sampled data systems;
D O I：
10.1007/s10470-012-9866-z
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A technique for the exact design of the noise transfer function of Continuous-Time (CT) Sigma-Delta modulators with arbitrary and multiple DAC responses and real op-amps is here presented. The approach, that presupposes linear behavior of active blocks, produces a CT modulator with the same noise shaping as its Discrete-Time counterpart. The method operates entirely in the time domain and accounts for non-idealities of real implementations such as finite gain and bandwidth of integrators. The procedure can be effectively implemented with circuit simulators to allow the exact design with transistor level blocks. A design example on a third-order scheme confirms the effectiveness of the method.
引用
收藏
页码：255 / 264
页数：10
相关论文
共 50 条
  • [1] Exact design of continuous-time sigma-delta modulators with multiple feedback DACs
    Oscar Belotti
    Edoardo Bonizzoni
    Franco Maloberti
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 255 - 264
  • [2] Design of continuous-time sigma-delta modulators with arbitrary feedback waveform
    Oliaei, O
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (08) : 437 - 444
  • [3] Effect of Mismatched Loop Delay in Continuous-Time Complex Sigma-Delta Modulators
    Kim, Song-Bok
    Werth, Tobias D.
    Joeres, Stefan
    Wunderlich, Ralf
    Heinen, Stefan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (10) : 996 - 1000
  • [4] New Continuous-Time Multibit Sigma-Delta Modulators With Low Sensitivity to Clock Jitter
    Colodro, Francisco
    Torralba, Antonio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (01) : 74 - 83
  • [5] Design of hybrid continuous-time discrete-time Delta-Sigma modulators
    Kwan, Hing-Kit
    Lui, Siu-Hong
    Lei, Chi-Un
    Liu, Yansong
    Wong, Ngai
    Ho, Ka-Leung
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1224 - 1227
  • [6] Design Techniques for Wideband Single-Bit Continuous-Time ΔΣ Modulators With FIR Feedback DACs
    Shettigar, Pradeep
    Pavan, Shanthi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 2865 - 2879
  • [7] High-loop-delay sixth-order bandpass continuous-time sigma-delta modulators
    Javidan, Mohammad
    Juillard, Jerome
    Benabes, Philippe
    IET CIRCUITS DEVICES & SYSTEMS, 2013, 7 (06) : 305 - 312
  • [8] Clock jitter error in multi-bit continuous-time sigma-delta modulators with non-return-to-zero feedback waveform
    Tortosa, Ramon
    de la Rosa, Jose M.
    Fernandez, Francisco V.
    Rodriguez-Vazquez, Angel
    MICROELECTRONICS JOURNAL, 2008, 39 (01) : 137 - 151
  • [9] Continuous-time Sigma-Delta Modulator with RF Receiver for Wireless Respiratory Detection
    Lai, Wen-Cheng
    2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
  • [10] ON THE DESIGN OF TONE-FREE SIGMA-DELTA MODULATORS
    RISBO, L
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (01): : 52 - 55
12345