20 GHz operation of an asynchronous wave-pipelined RSFQ arithmetic-logic unit

被引：80

作者：

Filippov, Timur V. ^{[1
]}

Sahu, Anubhav ^{[1
]}

Kirichenko, Alex F. ^{[1
]}

Vernik, Igor V. ^{[1
]}

Dorojevets, Mikhail ^{[2
]}

Ayala, Christopher L. ^{[2
]}

Mukhanov, Oleg A. ^{[1
]}

机构：

[1] HYPRES Inc, 175 Clearbrook Rd, Elmsford, NY 10523 USA

[2] SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA

来源：

SUPERCONDUCTIVITY CENTENNIAL CONFERENCE 2011 | 2012年 / 36卷

关键词：

RSFQ; ALU; microprocessor; datapath; SINGLE FLUX; MICROPROCESSOR; DESIGN;

D O I：

10.1016/j.phpro.2012.06.130

中图分类号：

O412 [相对论、场论]; O572.2 [粒子物理学];

学科分类号：

摘要：

We have designed and tested at high frequency an RSFQ-based Arithmetic-Logic Unit (ALU), the critical component of an 8-bit RSFQ processor datapath. The ALU design is based on a Kogge-Stone adder and employs an asynchronous wave-pipelined approach scalable for wide datapath processors. The 8-bit ALU circuit was fabricated with HYPRES' standard 4.5 kA/cm(2) process and consists of 7,950 Josephson junctions, including input and output interfaces. In this paper, we present chip design and high-speed test results for the 8-bit ALU circuit. (C) 2012 Published by Elsevier B.V. Selection and/or peer-review under responsibility of the Guest Editors.

引用

页码：59 / 65

页数：7

共 19 条

[1] FLUX-1 RSFQ microprocessor: Physical design and test results
Bunyk, P
Leung, M
Spargo, J
Dorojevets, M
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 433 - 436
[2] Case study in RSFQ design: Fast pipelined parallel adder
Bunyk, P
Litskevitch, P
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 3714 - 3720
[3] Dorojevets M, 2009, PROC OF THE 12TH INT
[4] Data-Flow Microarchitecture for Wide Datapath RSFQ Processors: Design Study
Dorojevets, Mikhail
Ayala, Christopher L.
Kasperek, Artur K.
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 787 - 791
[5] 8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit
Filippov, T.
Dorojevets, M.
Sahu, A.
Kirichenko, A.
Ayala, C.
Mukhanov, O.
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 847 - 851
[6] Encoders and decimation filters for superconductor oversampling ADCs
Filippov, TV
Pflyuk, SV
Semenov, VK
Wikborg, EB
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 545 - 549
[7] Bit-serial single flux quantum microprocessor CORE
Fujimaki, Akira
Tanaka, Masamitsu
Yamada, Takahiro
Yamanashi, Yuki
Park, Heejoung
Yoshikawa, Nobuyuki
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (03) : 342 - 349
[8] A prescaler circuit for a superconductive time-to-digital converter
Kaplan, SB
Kirichenko, AF
Mukhanov, OA
Sarwana, S
[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 513 - 516
[9] EXPERIMENTAL-STUDY OF THE RSFQ LOGIC ELEMENTS
KAPLUNENKO, VK
KHABIPOV, MI
KOSHELETS, VP
LIKHAREV, KK
MUKHANOV, OA
SEMENOV, VK
SERPUCHENKO, IL
VYSTAVKIN, AN
[J]. IEEE TRANSACTIONS ON MAGNETICS, 1989, 25 (02) : 861 - 864
[10] Kim S, 2005, IEEE T APPL SUPERCON, V15, P308, DOI [10.1109/TASC.2005.849810, 10.1109/TASC.2005.0849810]

← 1 2 →