A 1.5GHz, Sub-2mW CMOS dual-modulus prescaler

被引：9
|
作者：
Benachour, A [1 ]
Embabi, SHK [1 ]
Ali, A [1 ]
机构：
[1] Texas A&M Univ, College Stn, TX 77843 USA
来源：
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年
关键词：
D O I：
10.1109/CICC.1999.777356
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 16/17 dual-modulus prescaler based on an improved phase switching architecture has been designed. It will be shown that moving the switching operation one stage closer to the input signal not only saves a significant amount of power, but also results in a more robust dual-modulus prescaler that, further, has a greatly reduced susceptibility to noise and spurious tones. With a 2.7V power supply, measurements show that the prescaler draws less than 700 mu A while running at 1.5GHz.
引用
收藏
页码：613 / 616
页数：4
相关论文
共 50 条
  • [41] A 6-GHz dual-modulus prescaler using 180nm SiGe technology
    Institute of VLSI Design, Zhejiang University, Hangzhou, China
    不详
    不详
    Int. Symp. Integr. Circuits, ISIC, 2011, (436-439):
  • [42] 30 GHz monolithic voltage-controlled oscillator with dual-modulus prescaler in SiGe bipolar technology
    Ritzberger, G
    Knapp, H
    Böck, J
    Aufinger, K
    PROCEEDINGS OF THE 2002 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2002, : 220 - 223
  • [43] A low-power 17-GHz 256/257 dual-modulus prescaler fabricated in a 130-nm CMOS process
    Ding, Y
    Kenneth, KO
    2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 465 - 468
  • [44] Dual-modulus 127/128 FOM enhanced prescaler design in 0.35-μm CMOS technology
    Rana, RS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) : 1662 - 1670
  • [45] A novel dual-modulus 2.8 GHz divide-by-127/128 prescaler using pull down transistor in 0.35 μm CMOS technology
    Rana, RS
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (02) : 191 - 195
  • [46] A CMOS dual-modulus prescaler based on a new charge sharing free D-flip-flop
    Yang, SH
    Lee, CH
    Cho, KR
    14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 276 - 280
  • [47] A novel CMOS power efficient and glitch free D-flip-flop for dual-modulus prescaler
    Zhang, HY
    El-Masry, EI
    Proceedings of the Third IASTED International Conference on Circuits, Signals, and Systems, 2005, : 1 - 4
  • [48] 0.8 mW 1.1-5.6 GHz dual-modulus prescaler based on multi-phase quasi-differential locking divider
    Yu, X. P.
    Lim, W. M.
    Lu, Z.
    Gu, J.
    Liu, Y.
    Kiat-Seng, Y.
    ELECTRONICS LETTERS, 2010, 46 (24) : 1595 - 1596
  • [49] A 14,5 GHz-0,35 μm frequency divider for dual-modulus prescaler
    Tournier, E
    Sié, M
    Graffeuil, J
    2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2002, : 227 - 230
  • [50] A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-mu m CMOS
    Craninckx, J
    Steyaert, MSJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 890 - 897
12345