FPGA-based area-efficient specific radar signal processor

被引：0

作者：

Chen, H ^{[1
]}

Liu, M ^{[1
]}

Han, YQ ^{[1
]}

机构：

[1] Beijing Inst Technol, Dept Elect Engn, Beijing 100081, Peoples R China

来源：

PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3 | 2005年

关键词：

radar signal processor; FPGA; FFT; hardware sharing;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper outlines the design techniques that have been applied to the development of a flexible processor which is used to perform high speed, real time signal processing applicable to one measuring radar. The core structure of this processor is one modified 512-point FFT which can also perform other signal processing operations by design reuse technology. The design applies the method of pipeline and block floating algorithm. It not only improves the processing speed but also precision.

引用

页码：408 / 411

页数：4

共 50 条

[1] Area-efficient FPGA-based FFT processor
Sansaloni, T
Pérez-Pascual, A
Valls, J
ELECTRONICS LETTERS, 2003, 39 (19) : 1369 - 1370
[2] An FPGA-Based Signal Processor for FMCW Doppler Radar and Spectroscopy
Cochrane, Corey J.
Cooper, Ken B.
Durden, Stephen L.
Monje, Raquel Rodriguez
Dengler, Robert J.
IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, 2020, 58 (08): : 5552 - 5563
[3] A Secure and Area-Efficient FPGA-Based SR-Latch PUF
Ardakani, Amir
Shokouhi, Shahriar Baradaran
2016 8TH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST), 2016, : 94 - 99
[4] High-Speed, Area-Efficient, FPGA-Based Elliptic Curve Cryptographic Processor over NIST Binary Fields
Hossain, Md Selim
Saeedi, Ehsan
Kong, Yinan
2015 IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND DATA INTENSIVE SYSTEMS, 2015, : 175 - 181
[5] FPGA-based High-Throughput and Area-Efficient Architectures of the Hummingbird Cryptography
Min, Biao
Cheung, Ray C. C.
Han, Yan
IECON 2011: 37TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2011, : 3998 - 4002
[6] Implementation of a kind of FPGA-based binary phase coded radar signal processor architecture
Tian, L.-Y. (tianliyu@bit.edu.cn), 1600, Beijing Institute of Technology (21):
[7] Implementation of a kind of FPGA-based binary phase coded radar signal processor architecture
田黎育
孙密
万阳良
Journal of Beijing Institute of Technology, 2012, 21 (04) : 526 - 531
[8] An FPGA-based Doppler processor for a spaceborne precipitation radar
Durden, S. L.
Fischman, M. A.
Johnson, R. A.
Chu, A. J.
Jourdan, M. N.
Tanelli, S.
JOURNAL OF ATMOSPHERIC AND OCEANIC TECHNOLOGY, 2007, 24 (10) : 1811 - 1815
[9] An FPGA-based Doppler processor for a spaceborne precipitation radar
Durden, S.L.
Fischman, M.A.
Johnson, R.A.
Chu, A.J.
Jourdan, M.N.
Tanelli, S.
Journal of Atmospheric and Oceanic Technology, 2007, 24 (10): : 1811 - 1815
[10] An FPGA-based specific processor for Blokus Duo
Olivito, Javier
Gonzalez, Carlos
Resano, Javier
PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 502 - 505

← 1 2 3 4 5 →