Evaluation of Misspeculation Impact on Chip-Multiprocessors Power Overhead

被引:0
作者
Das, Baisakhi [1 ]
Dalui, Mamata [2 ]
Mondal, Anupama [3 ]
Mandi, Salma [3 ]
Das, Nilanjana [3 ]
Sikdar, Biplab K. [3 ]
机构
[1] GuruNanak Inst Technol, Kolkata, W Bengal, India
[2] NIT, Durgapur 713209, WB, India
[3] Indian Inst Engg Scie & Tech, Howrah 711103, WB, India
来源
PROCEEDINGS OF 2018 7TH INTERNATIONAL CONFERENCE ON SOFTWARE AND COMPUTER APPLICATIONS (ICSCA 2018) | 2018年
关键词
CMPs; Deadblock; Misspeculation; Data migration; Power overhead;
D O I
10.1145/3185089.3185124
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The main reason for low efficiency of data cache in chip-multiprocessors (CMPs) is the presence of dead blocks that are not accessed for a long time before eviction. The design inaccuracies degrade the performance of a system and cause huge power drainage. This demands effective prediction scheme for the early detection of dead block. This work, therefore, targets to study the impact of faults/inaccuracies in prediction (misspeculation) causing additional loss in processor power. Further, the power loss for misspeculation in data migration is evaluated. The analysis of experimental results reveals that the misspeculation needs to be avoided in CMPs to ensure effectiveness of such a system.
引用
收藏
页码:129 / 133
页数:5
相关论文
共 7 条
[1]  
Brooks D., 2000, INT S COMP ARCH
[2]  
BURGER D, 1997, COMPUTER ARCHITECTUR, V25
[3]  
HU ZG, 2002, P 29 INT S COMP ARCH
[4]  
Kharbutli M., 2005, INT C COMP DES OCT 2
[5]  
Lai A. C., 2001, ANN INT S COMP ARCH
[6]  
Liu H., 2008, IEEE ACM INT S MICR
[7]   Access-mode predictions for low-power cache design [J].
Zhu, ZC ;
Zhang, XD .
IEEE MICRO, 2002, 22 (02) :58-71