Test Compaction Techniques for Assertion-Based Test Generation

被引:7
作者
Tong, Jason G. [1 ]
Boule, Marc [2 ]
Zilic, Zeljko [1 ]
机构
[1] McGill Univ, Integrated Microsyst Lab, Montreal, PQ, Canada
[2] Ecole Technol Super, Montreal, PQ, Canada
关键词
Verification; Design; SVA; assertion-based verification; functional validation; directed test generation; test compaction; COVERAGE;
D O I
10.1145/2534397
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Assertions are now widely used in verification as a means to help convey designer intent and also to simplify the detection of erroneous conditions by the firing of assertions. With this expressive modeling power, assertions could also be used for tasks such as helping to assess test coverage and even as a source for test generation. Our work deals with this last aspect, namely, assertion-based test generation. In this article, we present our compacted test generation scheme based on assertions. Novel compaction techniques are presented based on assertion clustering, test-path overlap detection and parallel-path removal. Our compaction approach is experimentally evaluated using nearly 300 assertions to show the amount of reduction that can be obtained in the size of the test sets. This ultimately has a positive impact on verification time in the quest for bugfree designs.
引用
收藏
页数:29
相关论文
共 38 条
  • [1] [Anonymous], P C DES AUT TEST EUR
  • [2] [Anonymous], 18002005 IEEE
  • [3] [Anonymous], ARM AMBA 3 SPEC ASS
  • [4] [Anonymous], MINISAT PAGE
  • [5] [Anonymous], 2005, A practical guide for SystemVerilog Assertions
  • [6] [Anonymous], P IEEE INT HIGH LEV
  • [7] [Anonymous], 2004, PROP SPEC LANG REF M
  • [8] Boppana V., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P418
  • [9] Borrione D, 2012, DESIGN TECHNOLOGY FOR HETEROGENEOUS EMBEDDED SYSTEMS, P157, DOI 10.1007/978-94-007-1125-9_8
  • [10] Debug enhancements in assertion-checker generation
    Boule, M.
    Chenard, J. -S.
    Zilic, Z.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (06) : 669 - 677